kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
verilog/iverilog/nand2tetris/nands
History
k0rrluna 2acbfd9d8d xorGate
2024-12-09 22:57:42 +03:00
..
andGate
xorGate
2024-12-09 22:57:42 +03:00
andGate.v
formatter test
2024-12-07 05:46:58 +03:00
andGate.vcd
xorGate
2024-12-09 22:57:42 +03:00
andGateTB.v
xorGate
2024-12-09 22:57:42 +03:00
notGate
xorGate
2024-12-09 22:57:42 +03:00
notGate.v
xorGate
2024-12-09 22:57:42 +03:00
notGate.vcd
xorGate
2024-12-09 22:57:42 +03:00
notGateTB.v
xorGate
2024-12-09 22:57:42 +03:00
orGate
xorGate
2024-12-09 22:57:42 +03:00
orGate.v
formatter test
2024-12-02 02:29:57 +03:00
orGate.vcd
xorGate
2024-12-09 22:57:42 +03:00
orGateTB.v
xorGate
2024-12-09 22:57:42 +03:00
xorGate
xorGate
2024-12-09 22:57:42 +03:00
xorGate.v
xorGate
2024-12-09 22:57:42 +03:00
xorGate.vcd
xorGate
2024-12-09 22:57:42 +03:00
xorGateTB.v
xorGate
2024-12-09 22:57:42 +03:00