|
|
6080927957
|
small changes
|
2025-01-23 07:16:59 +03:00 |
|
|
|
5b3ff5bf91
|
Fix Verilog syntax highlighting
|
2025-01-23 07:15:21 +03:00 |
|
|
|
4cae830727
|
github language
|
2025-01-23 07:10:16 +03:00 |
|
|
|
9315033686
|
Fix Verilog file syntax highlighting
|
2025-01-23 07:09:08 +03:00 |
|
|
|
7194531692
|
Fix Verilog file syntax highlighting
|
2025-01-23 07:06:17 +03:00 |
|
|
|
3947f28bb5
|
Update README.md
|
2025-01-23 07:03:14 +03:00 |
|
|
|
8f854d046b
|
initial commit
|
2025-01-23 06:58:05 +03:00 |
|
|
|
8579de5ebc
|
Initial commit
|
2025-01-23 03:06:06 +03:00 |
|
