kaltinsoy/4-bit-ALU
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix Verilog file syntax highlighting

Browse Source
This commit is contained in:
k0rrluna 2025-01-23 07:06:17 +03:00
parent 3947f28bb5
commit 7194531692
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitattributes vendored Normal file
View File

@ -0,0 +1 @@
*.v text