kaltinsoy/4-bit-ALU
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
9 Commits 1 Branch 0 Tags
2cf2de94d92ebe533d2e5f1d986b5b0c1aad3b48
Commit Graph

9 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
k0rrluna
2cf2de94d9 small changes 2025-01-23 07:22:58 +03:00
k0rrluna
6080927957 small changes 2025-01-23 07:16:59 +03:00
k0rrluna
5b3ff5bf91 Fix Verilog syntax highlighting 2025-01-23 07:15:21 +03:00
k0rrluna
4cae830727 github language 2025-01-23 07:10:16 +03:00
k0rrluna
9315033686 Fix Verilog file syntax highlighting 2025-01-23 07:09:08 +03:00
k0rrluna
7194531692 Fix Verilog file syntax highlighting 2025-01-23 07:06:17 +03:00
k0rrluna
3947f28bb5 Update README.md 2025-01-23 07:03:14 +03:00
k0rrluna
8f854d046b initial commit 2025-01-23 06:58:05 +03:00
kaltinsoy
8579de5ebc Initial commit 2025-01-23 03:06:06 +03:00