kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
verilog/gowin/bttn/impl/gwsynthesis/bttn_syn_rsc.xmlZone.Identifier
k0rrluna e91a8471ac final fpga
2025-01-21 05:12:57 +03:00

3 lines
24 B
Plaintext
Raw Blame History

[ZoneTransfer]
ZoneId=3
Reference in New Issue View Git Blame Copy Permalink