kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
22 Commits 1 Branch 0 Tags
0f5786055467a5a012e6d72671083d3777047474
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
k0rrluna 0f57860554 basic alu & simple fixes
2024-12-15 03:51:29 +03:00
gowin
xorGate
2024-12-09 22:57:42 +03:00
iverilog
lab3
2024-12-12 01:05:57 +03:00
project
basic alu & simple fixes
2024-12-15 03:51:29 +03:00
tests
rearrangement
2024-12-01 02:01:08 +03:00
Description
No description provided
2 MiB
Languages
Verilog 99.2%
Shell 0.5%
Coq 0.3%