kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
8 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
k0rrluna d71ea508e1 verilog
2024-07-13 00:35:38 +03:00
bit3-ledTest
verilog
2024-07-05 19:15:16 +03:00
gowin
verilog
2024-07-12 23:57:42 +03:00
labs
verilog
2024-07-13 00:35:38 +03:00
tests
verilog
2024-07-09 20:53:40 +03:00
Description
No description provided
2 MiB
Languages
Verilog 99.2%
Shell 0.5%
Coq 0.3%