kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
44 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
k0rrluna c5e6bb95a0 lab4
2025-01-25 03:15:10 +03:00
gowin
f# fix
2025-01-23 07:58:44 +03:00
iverilog
lab4
2025-01-25 03:15:10 +03:00
project
opCode fixes
2024-12-15 04:25:43 +03:00
project0.2
f# fix
2025-01-23 07:58:44 +03:00
tangTest
f# fix
2025-01-23 07:58:44 +03:00
Description
No description provided
2 MiB
Languages
Verilog 99.2%
Shell 0.5%
Coq 0.3%