kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
k0rrluna 492a55d360 verilog
2024-05-07 16:15:21 +03:00
lab2
verilog
2024-04-13 05:48:55 +03:00
lab2_prep
verilog
2024-04-13 05:48:55 +03:00
lab3
verilog
2024-05-07 16:15:21 +03:00
lab3_solution
verilog
2024-05-07 16:15:21 +03:00
test
verilog
2024-04-13 05:48:55 +03:00
a.out
verilog
2024-04-13 05:48:55 +03:00
dmp.vcd
verilog
2024-04-13 05:48:55 +03:00
hello_tb.v
verilog
2024-04-13 05:48:55 +03:00
hello.v
verilog
2024-04-13 05:48:55 +03:00
Description
No description provided
2 MiB
Languages
Verilog 99.2%
Shell 0.5%
Coq 0.3%