Logo
Explore Help
Sign In
kaltinsoy/verilog
1
0
Fork 0
You've already forked verilog
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
main
verilog/gowin
T
History
kaltinsoy 0f359fa8a4 f# fix
2025-01-23 07:58:44 +03:00
..
bttn
f# fix
2025-01-23 07:58:44 +03:00
OldBit3-ledTest
xorGate
2024-12-09 22:57:42 +03:00
pmodtest
fpga added
2025-01-19 14:01:08 +03:00
Powered by Gitea Version: 1.26.1 Page: 34ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API