kaltinsoy/verilog
1
0 Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

final fpga

Browse Source
This commit is contained in:
kaltinsoy committed 2025-01-21 05:12:57 +03:00
1 parent 6b83c0f2e7
commit e91a8471ac
92 files changed
+15650 -199
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

gowin/bttn/src/fullsubtraction.vZone.Identifier
+2
View File
@@ -0,0 +1,2 @@
[ZoneTransfer]
ZoneId=3