kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

final fpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-21 05:12:57 +03:00
parent 6b83c0f2e7
commit e91a8471ac
92 changed files with 15650 additions and 199 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gowin/bttn/impl/gwsynthesis/bttn_syn_rsc.xml Normal file
View File

@@ -0,0 +1,4 @@
<?xml version="1.0" encoding="UTF-8"?>
<Module name="bttn" Lut="13" T_Lut="141(13)">
<SubModule name="s1" Lut="128" T_Lut="128(128)"/>
</Module>