kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

opCode fixes

Browse Source
This commit is contained in:
k0rrluna
2024-12-15 04:25:43 +03:00
parent 0f57860554
commit 8d4ec38521
8 changed files with 2598 additions and 2651 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
project/opCodeTB.v
View File

@ -1,26 +1,25 @@
module opCodeTB();
reg A, B, C;
reg [2:0] A;
wire [7:0] opCode;
opCode uut (
.A(A),
.B(B),
.C(C),
.opCode(opCode)
);
initial begin
$dumpfile("opCode.vcd");
$dumpvars;
A = 1'b0; B = 1'b0; C = 1'b0; #3;
A = 1'b0; B = 1'b0; C = 1'b1; #3;
A = 1'b0; B = 1'b1; C = 1'b0; #3;
A = 1'b0; B = 1'b1; C = 1'b1; #3;
A = 1'b1; B = 1'b0; C = 1'b0; #3;
A = 1'b1; B = 1'b0; C = 1'b1; #3;
A = 1'b1; B = 1'b1; C = 1'b0; #3;
A = 1'b1; B = 1'b1; C = 1'b1; #3;
A = 3'b000; #3;
A = 3'b001; #3;
A = 3'b010; #3;
A = 3'b011; #3;
A = 3'b100; #3;
A = 3'b101; #3;
A = 3'b110; #3;
A = 3'b111; #3;
$finish;
end