kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

xorGate

Browse Source
This commit is contained in:
k0rrluna
2024-12-09 22:57:42 +03:00
parent 6f6f491135
commit 2acbfd9d8d
29 changed files with 1478 additions and 1231 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
iverilog/tobb/lab2/fulladdertb.v
View File

@ -3,7 +3,7 @@ module fulladdertb ();
reg r1, r2, r3;
wire w1, w2;
FullAdder uut(
fulladder uut(
.A(r1),
.B(r2),
.Cin(r3),