kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

xorGate

Browse Source
This commit is contained in:
k0rrluna
2024-12-09 22:57:42 +03:00
parent 6f6f491135
commit 2acbfd9d8d
29 changed files with 1478 additions and 1231 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
gowin/OldBit3-ledTest/halfadder.v Normal file
View File

@ -0,0 +1,9 @@
module halfadder(
input A,B,
output S,C
);
xor (S, A, B);
and (C, A, B);
endmodule