kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

formatter test

Browse Source
This commit is contained in:
k0rrluna 2024-12-02 02:29:57 +03:00
parent 1bbcfd0963
commit 1cb96c9f9a
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
iverilog/nand2tetris/nands/orGate.v
View File

@ -1,13 +1,13 @@
module orGate ( module orGate (
input A_i, input A_i,
input B_i, input B_i,
output F_o output F_o
); );
wire nand1_out, nand2_out; wire nand1_out, nand2_out;
nand nand1(nand1_out, A_i, A_i); nand nand1 (nand1_out, A_i, A_i);
nand nand2(nand2_out, B_i, B_i); nand nand2 (nand2_out, B_i, B_i);
nand nand3(F_o, nand1_out, nand2_out); nand nand3 (F_o, nand1_out, nand2_out);
endmodule endmodule