kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
15 Commits 1 Branch 0 Tags
1cb96c9f9a9df4d3fda8ac992da004dfbad75112
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
k0rrluna 1cb96c9f9a formatter test
2024-12-02 02:29:57 +03:00
bit3-ledTest
rearrangement
2024-12-01 02:01:08 +03:00
gowin
rearrangement
2024-12-01 02:01:08 +03:00
iverilog
formatter test
2024-12-02 02:29:57 +03:00
tests
rearrangement
2024-12-01 02:01:08 +03:00
Description
No description provided
2 MiB
Languages
Verilog 99.2%
Shell 0.5%
Coq 0.3%