rearrangement

Browse Source

...

This commit is contained in:

k0rrluna 2024-12-01 02:01:08 +03:00

parent 7466f916d3

commit 0237c7bcb2

277 changed files with 56884 additions and 56884 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0

iverilog/lab2/HammingDistance/ham.vcd → iverilog/tobb/lab2/HammingDistance/ham.vcd

0

iverilog/lab2/HammingDistance/hamming → iverilog/tobb/lab2/HammingDistance/hamming

0

iverilog/lab2/HammingDistance/hamming.v → iverilog/tobb/lab2/HammingDistance/hamming.v

0

iverilog/lab2/HammingDistance/htb.v → iverilog/tobb/lab2/HammingDistance/htb.v

0

iverilog/lab2/fdmp.vcd → iverilog/tobb/lab2/fdmp.vcd

0

iverilog/lab2/fulladder → iverilog/tobb/lab2/fulladder

0

iverilog/lab2/fulladder.v → iverilog/tobb/lab2/fulladder.v

0

iverilog/lab2/fulladdertb.v → iverilog/tobb/lab2/fulladdertb.v

0

iverilog/lab2/hadmp.vcd → iverilog/tobb/lab2/hadmp.vcd

0

iverilog/lab2/halfadder → iverilog/tobb/lab2/halfadder

0

iverilog/lab2/halfadder.v → iverilog/tobb/lab2/halfadder.v

0

iverilog/lab2/halfaddertb.v → iverilog/tobb/lab2/halfaddertb.v

0

tetirs/a.out → iverilog/tobb/lab7tetris/a.out

0

tetirs/obj_dir/Vtb → iverilog/tobb/lab7tetris/obj_dir/Vtb

0

tetirs/obj_dir/Vtb.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb.cpp

0

tetirs/obj_dir/Vtb.h → iverilog/tobb/lab7tetris/obj_dir/Vtb.h

0

tetirs/obj_dir/Vtb.mk → iverilog/tobb/lab7tetris/obj_dir/Vtb.mk

0

tetirs/obj_dir/Vtb__ALL.a → iverilog/tobb/lab7tetris/obj_dir/Vtb__ALL.a

0

tetirs/obj_dir/Vtb__ALL.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb__ALL.cpp

0

tetirs/obj_dir/Vtb__ALL.d → iverilog/tobb/lab7tetris/obj_dir/Vtb__ALL.d

0

tetirs/obj_dir/Vtb__ALL.o → iverilog/tobb/lab7tetris/obj_dir/Vtb__ALL.o

0

tetirs/obj_dir/Vtb__Syms.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb__Syms.cpp

0

tetirs/obj_dir/Vtb__Syms.h → iverilog/tobb/lab7tetris/obj_dir/Vtb__Syms.h

0

tetirs/obj_dir/Vtb___024root.h → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root.h

0

tetirs/obj_dir/Vtb___024root__DepSet_ha183790c__0.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root__DepSet_ha183790c__0.cpp

0

tetirs/obj_dir/Vtb___024root__DepSet_ha183790c__0__Slow.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root__DepSet_ha183790c__0__Slow.cpp

0

tetirs/obj_dir/Vtb___024root__DepSet_hfe20aad3__0.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root__DepSet_hfe20aad3__0.cpp

0

tetirs/obj_dir/Vtb___024root__DepSet_hfe20aad3__0__Slow.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root__DepSet_hfe20aad3__0__Slow.cpp

0

tetirs/obj_dir/Vtb___024root__Slow.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb___024root__Slow.cpp

0

tetirs/obj_dir/Vtb__main.cpp → iverilog/tobb/lab7tetris/obj_dir/Vtb__main.cpp

0

tetirs/obj_dir/Vtb__ver.d → iverilog/tobb/lab7tetris/obj_dir/Vtb__ver.d

0

tetirs/obj_dir/Vtb__verFiles.dat → iverilog/tobb/lab7tetris/obj_dir/Vtb__verFiles.dat

0

tetirs/obj_dir/Vtb_classes.mk → iverilog/tobb/lab7tetris/obj_dir/Vtb_classes.mk

0

labs/lab6/obj_dir/verilated.d → iverilog/tobb/lab7tetris/obj_dir/verilated.d

0

labs/lab6/obj_dir/verilated.o → iverilog/tobb/lab7tetris/obj_dir/verilated.o

0

tetirs/obj_dir/verilated_threads.d → iverilog/tobb/lab7tetris/obj_dir/verilated_threads.d

0

labs/lab6/obj_dir/verilated_threads.o → iverilog/tobb/lab7tetris/obj_dir/verilated_threads.o

0

labs/lab6/obj_dir/verilated_timing.d → iverilog/tobb/lab7tetris/obj_dir/verilated_timing.d

0

labs/lab6/obj_dir/verilated_timing.o → iverilog/tobb/lab7tetris/obj_dir/verilated_timing.o

0

tetirs/run.sh → iverilog/tobb/lab7tetris/run.sh

0

tetirs/tb.v → iverilog/tobb/lab7tetris/tb.v

0

tetirs/tetris.v → iverilog/tobb/lab7tetris/tetris.v

0

labs/lab2/impl/gwsynthesis/lab2.log → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2.log

0

labs/lab2/impl/gwsynthesis/lab2.prj → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2.prj

0

labs/lab2/impl/gwsynthesis/lab2.vg → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2.vg

0

labs/lab2/impl/gwsynthesis/lab2_syn.rpt.html → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2_syn.rpt.html

0

labs/lab2/impl/gwsynthesis/lab2_syn_resource.html → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2_syn_resource.html

0

labs/lab2/impl/gwsynthesis/lab2_syn_rsc.xml → iverilog/tobb/labs/lab2/impl/gwsynthesis/lab2_syn_rsc.xml

0

labs/lab2/impl/lab2_process_config.json → iverilog/tobb/labs/lab2/impl/lab2_process_config.json

0

labs/lab2/impl/temp/rtl_parser.result → iverilog/tobb/labs/lab2/impl/temp/rtl_parser.result

0

labs/lab2/impl/temp/rtl_parser_arg.json → iverilog/tobb/labs/lab2/impl/temp/rtl_parser_arg.json

0

labs/lab2/lab2.gprj → iverilog/tobb/labs/lab2/lab2.gprj

0

labs/lab2/lab2.gprj.user → iverilog/tobb/labs/lab2/lab2.gprj.user

0

labs/lab2/src/BitM.v → iverilog/tobb/labs/lab2/src/BitM.v

0

labs/lab2/src/BitM_tb.v → iverilog/tobb/labs/lab2/src/BitM_tb.v

0

labs/lab2/src/bdmp.vcd → iverilog/tobb/labs/lab2/src/bdmp.vcd

0

labs/lab2/src/blab2 → iverilog/tobb/labs/lab2/src/blab2

0

labs/lab2/src/dmp.vcd → iverilog/tobb/labs/lab2/src/dmp.vcd

0

labs/lab2/src/fdmp.vcd → iverilog/tobb/labs/lab2/src/fdmp.vcd

0

labs/lab2/src/flab2 → iverilog/tobb/labs/lab2/src/flab2

0

labs/lab2/src/ftb.v → iverilog/tobb/labs/lab2/src/ftb.v

0

labs/lab2/src/fullAdder.v → iverilog/tobb/labs/lab2/src/fullAdder.v

0

labs/lab2/src/halfAdder.v → iverilog/tobb/labs/lab2/src/halfAdder.v

0

labs/lab2/src/lab2 → iverilog/tobb/labs/lab2/src/lab2

0

labs/lab2/src/tb.v → iverilog/tobb/labs/lab2/src/tb.v

0

labs/lab2_prep/impl/gwsynthesis/lab2.log → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2.log

0

labs/lab2_prep/impl/gwsynthesis/lab2.prj → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2.prj

0

labs/lab2_prep/impl/gwsynthesis/lab2.vg → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2.vg

0

labs/lab2_prep/impl/gwsynthesis/lab2_syn.rpt.html → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2_syn.rpt.html

0

labs/lab2_prep/impl/gwsynthesis/lab2_syn_resource.html → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2_syn_resource.html

0

labs/lab2_prep/impl/gwsynthesis/lab2_syn_rsc.xml → iverilog/tobb/labs/lab2_prep/impl/gwsynthesis/lab2_syn_rsc.xml

0

labs/lab2_prep/impl/lab2_process_config.json → iverilog/tobb/labs/lab2_prep/impl/lab2_process_config.json

0

labs/lab2_prep/impl/temp/rtl_parser.result → iverilog/tobb/labs/lab2_prep/impl/temp/rtl_parser.result

0

labs/lab2_prep/impl/temp/rtl_parser_arg.json → iverilog/tobb/labs/lab2_prep/impl/temp/rtl_parser_arg.json

0

labs/lab2_prep/lab2.gprj → iverilog/tobb/labs/lab2_prep/lab2.gprj

0

labs/lab2_prep/lab2.gprj.user → iverilog/tobb/labs/lab2_prep/lab2.gprj.user

0

labs/lab2_prep/src/dmp.vcd → iverilog/tobb/labs/lab2_prep/src/dmp.vcd

0

labs/lab2_prep/src/lab → iverilog/tobb/labs/lab2_prep/src/lab

0

labs/lab2_prep/src/lab2 → iverilog/tobb/labs/lab2_prep/src/lab2

0

labs/lab2_prep/src/lab2.v → iverilog/tobb/labs/lab2_prep/src/lab2.v

0

labs/lab2_prep/src/labwave → iverilog/tobb/labs/lab2_prep/src/labwave

0

labs/lab2_prep/src/tb.v → iverilog/tobb/labs/lab2_prep/src/tb.v

0

labs/lab3/impl/gwsynthesis/lab3.log → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3.log

0

labs/lab3/impl/gwsynthesis/lab3.prj → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3.prj

0

labs/lab3/impl/gwsynthesis/lab3.vg → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3.vg

0

labs/lab3/impl/gwsynthesis/lab3_syn.rpt.html → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3_syn.rpt.html

0

labs/lab3/impl/gwsynthesis/lab3_syn_resource.html → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3_syn_resource.html

0

labs/lab3/impl/gwsynthesis/lab3_syn_rsc.xml → iverilog/tobb/labs/lab3/impl/gwsynthesis/lab3_syn_rsc.xml

0

labs/lab3/impl/lab3_process_config.json → iverilog/tobb/labs/lab3/impl/lab3_process_config.json

0

labs/lab3/impl/pnr/cmd.do → iverilog/tobb/labs/lab3/impl/pnr/cmd.do

0

labs/lab3/impl/pnr/device.cfg → iverilog/tobb/labs/lab3/impl/pnr/device.cfg

0

labs/lab3/impl/pnr/lab3.bin → iverilog/tobb/labs/lab3/impl/pnr/lab3.bin

0

labs/lab3/impl/pnr/lab3.binx → iverilog/tobb/labs/lab3/impl/pnr/lab3.binx

0

labs/lab3/impl/pnr/lab3.db → iverilog/tobb/labs/lab3/impl/pnr/lab3.db

0

labs/lab3/impl/pnr/lab3.fs → iverilog/tobb/labs/lab3/impl/pnr/lab3.fs

0

labs/lab3/impl/pnr/lab3.log → iverilog/tobb/labs/lab3/impl/pnr/lab3.log

0

labs/lab3/impl/pnr/lab3.pin.html → iverilog/tobb/labs/lab3/impl/pnr/lab3.pin.html

0

labs/lab3/impl/pnr/lab3.power.html → iverilog/tobb/labs/lab3/impl/pnr/lab3.power.html

0

labs/lab3/impl/pnr/lab3.rpt.html → iverilog/tobb/labs/lab3/impl/pnr/lab3.rpt.html

0

labs/lab3/impl/pnr/lab3.rpt.txt → iverilog/tobb/labs/lab3/impl/pnr/lab3.rpt.txt

Some files were not shown because too many files have changed in this diff Show More