Files
verilog/gowin/fpga_project/impl/pnr/fpga_project.power.html