8 lines
83 B
Verilog
8 lines
83 B
Verilog
module notGate (
|
|
input A,
|
|
output B
|
|
);
|
|
|
|
nand nand1 (B, A, A);
|
|
endmodule
|