This website requires JavaScript.
Explore
Help
Sign In
kaltinsoy
/
verilog
Watch
1
Star
0
Fork
0
You've already forked verilog
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
Files
1bbcfd0963a82d12d58d04d824c6ae99e02fc524
verilog
/
gowin
/
fpga_project
/
impl
/
pnr
/
device.cfg
k0rrluna
0237c7bcb2
rearrangement
2024-12-01 02:01:08 +03:00
596 B
Raw
Blame
History
View Raw
Reference in New Issue
View Git Blame
Copy Permalink
