10 lines
130 B
Verilog
10 lines
130 B
Verilog
module halfadder (
|
|
input A, B,
|
|
output Sum, CarryOut
|
|
);
|
|
|
|
xor xor1(Sum, A, B);
|
|
and and1(CarryOut, A, B);
|
|
|
|
endmodule
|