kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

formatter test

Browse Source
This commit is contained in:
k0rrluna 2024-12-02 02:42:36 +03:00
parent 1cb96c9f9a
commit f0551ce34f
3 changed files with 45 additions and 43 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
iverilog/nand2tetris/nands/notGate.v
View File

@ -1,5 +1,7 @@
module notGate (input A, module notGate (
output B); input A,
output B
);
nand nand1 (B, A, A); nand nand1 (B, A, A);
endmodule endmodule