kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

overflow fix

Browse Source
This commit is contained in:
k0rrluna
2024-12-26 01:24:14 +03:00
parent 2f91f173de
commit 59169c0fff
4 changed files with 356 additions and 484 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
project0.2/arithmeticUnit.v
View File

@@ -8,9 +8,9 @@ module arithmeticUnit (
);
wire [3:0] addY, subY;
wire overflowADD, CarryOUTADD, CarryOUTSUB;
wire CarryOUTADD, CarryOUTSUB;
addition a1(.A(A), .B(B), .CarryIN(CarryIN), .Y(addY), .CarryOUT(CarryOUTADD), .overflow(overflowADD));
addition a1(.A(A), .B(B), .CarryIN(CarryIN), .Y(addY), .CarryOUT(CarryOUTADD), .overflow(overflow));
subtraction s1(.A(A), .B(B), .BorrowIN(CarryIN), .Y(subY), .BorrowOUT(CarryOUTSUB));
and add1 (add_Y[0], opCode[0], addY[0]);
@@ -24,6 +24,5 @@ and sub3 (sub_Y[2], opCode[1], subY[2]);
and sub4 (sub_Y[3], opCode[1], subY[3]);
or or1 (CarryOUT, CarryOUTADD, CarryOUTSUB);
or or2 (overflow, overflowADD, CarryOUTSUB);
endmodule