kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-12 07:23:34 +03:00
parent 39d8168cc0
commit 3d71f7e69f
31 changed files with 1298 additions and 368 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
spartanTest/halfadder.v Normal file
View File

@@ -0,0 +1,9 @@
module halfadder (
input A, B,
output Sum, Carry
);
and a1 (Carry, A, B);
xor xo1 (Sum, A, B);
endmodule