kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

bttnTB

Browse Source
This commit is contained in:
k0rrluna
2025-01-20 15:16:37 +03:00
parent a007343feb
commit 15916a2c53
48 changed files with 8567 additions and 4186 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
tangTest/halfadder.v Normal file
View File

@ -0,0 +1,9 @@
module halfadder (
input A, B,
output Sum, Carry
);
and a1 (Carry, A, B);
xor xo1 (Sum, A, B);
endmodule