kaltinsoy/4-bit-ALU
1
0 Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix Verilog file syntax highlighting

Browse Source
This commit is contained in:
kaltinsoy committed 2025-01-23 07:09:08 +03:00
1 parent 7194531692
commit 9315033686
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
.gitattributes
+1 -1
View File
@@ -1 +1 @@
*.v text *.v linguist-language=verilog