Fix Verilog file syntax highlighting

2025-01-23 07:09:08 +03:00
parent 7194531692
commit 9315033686
1 changed files with 1 additions and 1 deletions
@@ -1 +1 @@
-*.v   text
+*.v   linguist-language=verilog