10 lines
115 B
Verilog
10 lines
115 B
Verilog
module halfadder (
|
|
input A, B,
|
|
output Sum, Carry
|
|
);
|
|
|
|
and a1 (Carry, A, B);
|
|
xor xo1 (Sum, A, B);
|
|
|
|
endmodule
|