verilog/lab3/impl/gwsynthesis/lab3_syn_rsc.xml
2024-04-13 05:48:55 +03:00

3 lines
87 B
XML

<?xml version="1.0" encoding="UTF-8"?>
<Module name="Adder3Bit" Lut="6" T_Lut="6(6)"/>