verilog/lab2_prep/impl/gwsynthesis/lab2_syn_rsc.xml
2024-04-13 05:48:55 +03:00

3 lines
59 B
XML

<?xml version="1.0" encoding="UTF-8"?>
<Module name="tb"/>