verilog/labs/lab2/impl/gwsynthesis/lab2_syn_rsc.xml
2024-07-05 19:15:16 +03:00

3 lines
82 B
XML

<?xml version="1.0" encoding="UTF-8"?>
<Module name="BitM" Lut="3" T_Lut="3(3)"/>