verilog/bit3-ledTest/halfadder.v
2024-07-05 19:15:16 +03:00

9 lines
92 B
Coq

module halfadder(
input A,B,
output S,C
);
xor (S, A, B);
and (C, A, B);
endmodule