6 lines
93 B
Verilog
6 lines
93 B
Verilog
module notGate (input A,
|
|
output B);
|
|
|
|
nand nand1 (B, A, A);
|
|
endmodule
|