verilog/bit3-ledTest/halfadder.v
2024-12-01 02:01:08 +03:00

9 lines
100 B
Coq

module halfadder(
input A,B,
output S,C
);
xor (S, A, B);
and (C, A, B);
endmodule