2025-01-19 14:01:08 +03:00

9 lines
95 B
Verilog

module bttn (
input [3:0] bttns,
output [3:0] pmod
);
assign bttns = pmod;
endmodule