9 lines
134 B
Verilog
9 lines
134 B
Verilog
module halfadder (
|
|
input A,
|
|
input B,
|
|
output S,
|
|
output C
|
|
);
|
|
xor x1(S, A, B);
|
|
and a1(C, A, B);
|
|
endmodule |