kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
1ec83b26a151d257224f44d586dd2fe5c62fa93b
verilog/gowin/fpga_project/src
History
k0rrluna c1f0851a45 verilog
2024-07-05 19:15:16 +03:00
..
bit3adder.v
verilog
2024-07-05 19:15:16 +03:00
fpga_project.cst
verilog
2024-07-05 19:15:16 +03:00
fulladder.v
verilog
2024-07-05 19:15:16 +03:00
halfadder.v
verilog
2024-07-05 19:15:16 +03:00
ledTest.v
verilog
2024-07-05 19:15:16 +03:00