kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

verilog

Browse Source
This commit is contained in:
k0rrluna
2024-07-05 19:15:16 +03:00
parent 492a55d360
commit c1f0851a45
136 changed files with 11599 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
tests/hello.v Normal file
View File

@ -0,0 +1,9 @@
module hello(
input wire A, B,
output wire C, D
);
and(D, A, B);
xor(C, A, B);
endmodule