kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

verilog

Browse Source
This commit is contained in:
k0rrluna
2024-07-05 19:15:16 +03:00
parent 492a55d360
commit c1f0851a45
136 changed files with 11599 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

54
labs/lab3/impl/temp/rtl_parser.result Normal file
View File

@ -0,0 +1,54 @@
[
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/fullAdder.v",
"InstLine" : 1,
"InstName" : "fullAdder",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/fullAdder.v",
"ModuleLine" : 1,
"ModuleName" : "fullAdder",
"SubInsts" : [
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/fullAdder.v",
"InstLine" : 7,
"InstName" : "h0",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/halfAdder.v",
"ModuleLine" : 1,
"ModuleName" : "halfAdder"
},
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/fullAdder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/halfAdder.v",
"ModuleLine" : 1,
"ModuleName" : "halfAdder"
}
]
},
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/mult2bit.v",
"InstLine" : 1,
"InstName" : "mult2bit",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/mult2bit.v",
"ModuleLine" : 1,
"ModuleName" : "mult2bit",
"SubInsts" : [
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/mult2bit.v",
"InstLine" : 14,
"InstName" : "h0",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/halfAdder.v",
"ModuleLine" : 1,
"ModuleName" : "halfAdder"
},
{
"InstFile" : "C:/cygwin64/home/koray/verilog/lab3/src/mult2bit.v",
"InstLine" : 15,
"InstName" : "h1",
"ModuleFile" : "C:/cygwin64/home/koray/verilog/lab3/src/halfAdder.v",
"ModuleLine" : 1,
"ModuleName" : "halfAdder"
}
]
}
]

25
labs/lab3/impl/temp/rtl_parser_arg.json Normal file
View File

@ -0,0 +1,25 @@
{
"Device" : "GW2A-18C",
"Files" : [
{
"Path" : "C:/cygwin64/home/koray/verilog/lab3/src/fullAdder.v",
"Type" : "verilog"
},
{
"Path" : "C:/cygwin64/home/koray/verilog/lab3/src/halfAdder.v",
"Type" : "verilog"
},
{
"Path" : "C:/cygwin64/home/koray/verilog/lab3/src/mult2bit.v",
"Type" : "verilog"
}
],
"IncludePath" : [
],
"LoopLimit" : 2000,
"ResultFile" : "C:/cygwin64/home/koray/verilog/lab3/impl/temp/rtl_parser.result",
"Top" : "",
"VerilogStd" : "verilog_2001",
"VhdlStd" : "vhdl_93"
}

0
labs/lab3/impl/temp/style.css Normal file
View File