verilog

Browse Source

...

This commit is contained in:

k0rrluna

2024-07-05 19:15:16 +03:00

parent 492a55d360

commit c1f0851a45

136 changed files with 11599 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

0

gowin/fpga_project/impl/pnr/fpga_project.timing_paths Normal file