kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tangFpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-20 18:23:08 +03:00
parent a007343feb
commit 8e613a767e
19 changed files with 1158 additions and 1012 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gowin/bttn/impl/gwsynthesis/bttn_syn_rsc.xml
View File

@@ -1,4 +1,4 @@
<?xml version="1.0" encoding="UTF-8"?>
<Module name="bttn" T_Lut="137(0)">
<SubModule name="s1" Lut="137" T_Lut="137(137)"/>
<Module name="bttn" Lut="13" T_Lut="141(13)">
<SubModule name="s1" Lut="128" T_Lut="128(128)"/>
</Module>