kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

merge

Browse Source
This commit is contained in:
k0rrluna
2025-01-21 05:12:02 +03:00
parent 8e613a767e 15916a2c53
commit 6b83c0f2e7
87 changed files with 8488 additions and 19473 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gowin/bttn/impl/gwsynthesis/bttn_syn_rsc.xml
View File

@@ -1,4 +0,0 @@
<?xml version="1.0" encoding="UTF-8"?>
<Module name="bttn" Lut="13" T_Lut="141(13)">
<SubModule name="s1" Lut="128" T_Lut="128(128)"/>
</Module>