This commit is contained in:
2025-01-21 05:12:02 +03:00
87 changed files with 8488 additions and 19473 deletions

View File

@ -4,6 +4,7 @@
"CPU" : false,
"CRC_CHECK" : true,
"Clock_Route_Order" : 0,
"Convert_SDP32_36_to_SDP16_18" : true,
"Correct_Hold_Violation" : true,
"DONE" : false,
"DOWNLOAD_SPEED" : "default",
@ -18,7 +19,7 @@
"EXTERNAL_MASTER_CONFIG_CLOCK" : false,
"Enable_DSRM" : false,
"FORMAT" : "binary",
"FREQUENCY_DIVIDER" : "",
"FREQUENCY_DIVIDER" : "1",
"Generate_Constraint_File_of_Ports" : false,
"Generate_IBIS_File" : false,
"Generate_Plain_Text_Timing_Report" : false,
@ -31,6 +32,8 @@
"HOTBOOT" : false,
"I2C" : false,
"I2C_SLAVE_ADDR" : "00",
"INCREMENTAL_PLACE_AND_ROUTING" : "0",
"INCREMENTAL_PLACE_ONLY" : "0",
"IncludePath" : [
],
@ -78,6 +81,7 @@
"TopModule" : "",
"USERCODE" : "default",
"Unused_Pin" : "As_input_tri_stated_with_pull_up",
"VCC" : "1.0",
"VCCAUX" : 3.3,
"VCCX" : "3.3",
"VHDL_Standard" : "VHDL_Std_1993",

View File

@ -1,130 +0,0 @@
GowinSynthesis start
Running parser ...
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\dabble.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfadder.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfsubtraction.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\logicUnit.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\opCode.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\selector.v'
Analyzing Verilog file '\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v'
Compiling module 'bttn'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.v":1)
Compiling module 'ALU'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":1)
Compiling module 'opCode'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\opCode.v":1)
Compiling module 'arithmeticUnit'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v":1)
Compiling module 'addition'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":1)
Compiling module 'fulladder'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":1)
Compiling module 'halfadder'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfadder.v":1)
Compiling module 'subtraction'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v":1)
Compiling module 'fullsubtraction'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":1)
Compiling module 'halfsubtraction'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfsubtraction.v":1)
Compiling module 'logicUnit'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\logicUnit.v":1)
Compiling module 'multiplier'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v":1)
Compiling module 'BinaryToBCD'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":1)
Compiling module 'dabble'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\dabble.v":1)
Compiling module 'selector'("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\selector.v":1)
NOTE (EX0101) : Current top module is "bttn"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN (NL0002) : The module "ALU" instantiated to "a1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.v":13)
WARN (NL0002) : The module "arithmeticUnit" instantiated to "aU" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":20)
WARN (NL0002) : The module "addition" instantiated to "a1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v":13)
WARN (NL0002) : The module "fulladder" instantiated to "f0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":11)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":12)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":13)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f3" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":14)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "subtraction" instantiated to "s1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v":14)
WARN (NL0002) : The module "fullsubtraction" instantiated to "f0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v":11)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":8)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":9)
WARN (NL0002) : The module "fullsubtraction" instantiated to "f1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v":12)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":8)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":9)
WARN (NL0002) : The module "fullsubtraction" instantiated to "f2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v":13)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":8)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":9)
WARN (NL0002) : The module "fullsubtraction" instantiated to "f3" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v":14)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":8)
WARN (NL0002) : The module "halfsubtraction" instantiated to "hf2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v":9)
WARN (NL0002) : The module "BinaryToBCD" instantiated to "btod1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":76)
WARN (NL0002) : The module "dabble" instantiated to "d1t" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":21)
WARN (NL0002) : The module "dabble" instantiated to "d2u" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":30)
WARN (NL0002) : The module "dabble" instantiated to "d3v" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":39)
WARN (NL0002) : The module "dabble" instantiated to "d4w" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":48)
WARN (NL0002) : The module "dabble" instantiated to "d5x" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":57)
WARN (NL0002) : The module "dabble" instantiated to "d6y" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":66)
WARN (NL0002) : The module "dabble" instantiated to "d7z" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v":75)
WARN (NL0002) : The module "logicUnit" instantiated to "lU" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":21)
WARN (NL0002) : The module "multiplier" instantiated to "mU" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":22)
WARN (NL0002) : The module "addition" instantiated to "add0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v":33)
WARN (NL0002) : The module "fulladder" instantiated to "f0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":11)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":12)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":13)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f3" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":14)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "addition" instantiated to "add1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v":49)
WARN (NL0002) : The module "fulladder" instantiated to "f0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":11)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":12)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":13)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f3" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":14)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "addition" instantiated to "add2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v":65)
WARN (NL0002) : The module "fulladder" instantiated to "f0" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":11)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":12)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":13)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "fulladder" instantiated to "f3" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v":14)
WARN (NL0002) : The module "halfadder" instantiated to "h1" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":8)
WARN (NL0002) : The module "halfadder" instantiated to "h2" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v":9)
WARN (NL0002) : The module "opCode" instantiated to "opCd" is swept in optimizing("\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v":18)
[95%] Generate netlist file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg" completed
[100%] Generate report file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn_syn.rpt.html" completed
GowinSynthesis finish

View File

@ -1,33 +0,0 @@
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
<Version>beta</Version>
<Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
<FileList>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\dabble.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfadder.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfsubtraction.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\logicUnit.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\opCode.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\selector.v" type="verilog"/>
<File path="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v" type="verilog"/>
</FileList>
<OptionList>
<Option type="disable_insert_pad" value="0"/>
<Option type="global_freq" value="100.000"/>
<Option type="looplimit" value="2000"/>
<Option type="output_file" value="\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg"/>
<Option type="print_all_synthesis_warning" value="0"/>
<Option type="ram_rw_check" value="0"/>
<Option type="verilog_language" value="verilog-2001"/>
<Option type="vhdl_language" value="vhdl-1993"/>
</OptionList>
</Project>

View File

@ -1,465 +0,0 @@
//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 Education (64-bit)"
//Mon Jan 20 17:48:05 2025
//Source file index table:
//file0 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v"
//file1 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v"
//file2 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v"
//file3 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/arithmeticUnit.v"
//file4 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v"
//file5 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v"
//file6 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v"
//file7 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v"
//file8 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v"
//file9 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v"
//file10 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/logicUnit.v"
//file11 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v"
//file12 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/opCode.v"
//file13 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/selector.v"
//file14 "\//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v"
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"
`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
iI5y7361qCSMp3g5erD4GmepNu30IMQTBS61iw7VMIQyqSjnzq+9IqxyIZAW68JoHNnT3d00Qbza
jePErhV/ikZszW8FS8kjP8+BcD65CFJz87FpWez5gLGPxxgUqm6SniOCgdDC0FL89jDWhX5HNzYn
a+1tpRG0nU2+sH5QywrEE3hMrgpNL1kb5WmdY07RQpnQwxnsPZhBY9nHuJWUqYy6W73uVkDrGicZ
o9bJWbjs7PpDLen5/5X2F2ghr+Mr25wRKaCsGNX9+VtGQBXQjwS/Zi2hmMgvEKPfLyJtVZb8lEXV
t7Zf3CNexgJWAnQGN7CfOaxH/yrKTBWTu6YfzQ==
`pragma protect encoding=(enctype="base64", line_length=76, bytes=24000)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
93ziQRuZMaVBcQsvnLtb8Yw7rS1shOC1VCQZW92lhqesYTj5LrdKRr2tLCGjlD0vDghAHdgl883l
VmuPi+r4QSr2xAfXqnP4kRb16IlMIX+sdf0qRwTWXGoMA6A6N/7KdUcJz3hAIJb0WsDNWWSX5TBM
dPTWp+qfLrvjCkVhgDboEyWq4egjVVJdH37UbK0A9wbxVGiwqwIuKnnswrublHyFpP2LxrrP4cAy
aJm9GKUNmfy+GgFGd8k6wsgF1X7e9hrQmvCYPOTDJqn2Za+cf1Vu9vDIJToLklklU3OTbo8JzNkQ
WxcFtLJRFEUigBxsSWpmlzcLojZ6bJJwISuu9Nug2Ph/N/HTZLOk0nbJ2R+teuMdHvRqoe9RURPi
FbB+px7pAnOf5F6163AhpkJgt5XkSqxWXXQgQ4+RJka1e4Qxadn2rZk4Munb2pwOBbRQPR0d/oQt
OUhJKZvLpT8m6HMkHYqgtt53QuEr+tap8XO7m7g0omnJozJzmAL0ETUVYGWI5Z2FuKtSCYJvhLvI
Tzgzaduie2y/aFEfSv4PMRI9JoRyIjw4Wr8r22VfM7tX52QJuM8Qq6d2BlzhVrVTL7Z6Clc9EOCA
aJ3hsiG7iw2FtL1ae0WSlWAaFTGA4Xt80ZLy/yXNby2aenwZkxOss8PdAFv9IA5zH+LIcAplVN2H
Gay2T5IOpgwGPLC+AKHkIkKDsoo/aC51wVKFlw1R2eq+X+0X6b6Cem7wSVsZuRttwBgavhjW0r7G
p/+miD6jZOpv7Xuiwzsg9NXGgUqjed48fJdcyU69KDSpZZE0WzKWZZbizcEN1vZ+YyKYLNtKlGd5
ttLPs+ZE4AOsCYHVz0ZpsscHhDzm9tn2CsRshlQreHxcXqmm6QGA/hhYk6YlTEVngcn17YHS5jxh
IU5Ou57Gdz+Z8MEexDlMNDMkWfCpTpc/pdplkkmA2yAYC1LWb+JAXoRlep5IuCnv/JDA8xsIseDa
T26cVaR7B0Fc2S0Ui5H+dbbsKHMOBM7rEZ3Iqunwgwcc/kPLevM6C1ANBfn8IR4yrZ0J+d5f6SUA
YHayFX8JGGKPDzrQWnASTCUu5KrUGSQl3S0QFNLESgH4EOURAjUCNzuZzPcg8/TQdmUwR8e89VnN
09t8Nh4xnTvDzomAT5LYwvJJ5cUyZUdg56VZoOLup63fg7S3bAg7b6bcMpgtt/g11MBbiMDbVLN5
ZbhMkEMYv5MB/akGGwOShXxljVJiGFAb2vsTO2XAVJi2u32W7pBJCc68GgREgOoHc4uvvBldfCvB
REXrV7JIj5mWga66lI9Mht4NUw4Rqk19kupObkY3/evoS/s2gVzFaxaW/xatgCbzxUXtxKxBLBnI
JoRyGhCsw8klTGt8U4XWRwkn3g+5XxYoyXZdAej+pX1THo23KQBbYDmcXEo6z647/LAeBowexalD
Mf1sQXUCOoB1isaHUsF53P1h1Ez04JRqTReRFnHo386W6vNGTei4WQl1O0lcpMijKPQRLnK2+DM9
etFMLbQiyarNtOKiWhu3fVAw+/keqxpDjobxf5fkU/3vECFG8khDAj4r+B5jS0LT9Efl3nfg0ksY
qXu65C8kQ24iDnbd2fWI8IN+j7OneweY5kkhOi1PAhl32fp0U6iBneU51JPcWLwl1RWjjU3N+1xJ
L7oRlHCybWz5XGxGxb7e3CfohXVm2fyrF95mS/+OozXcZTn4EpNHGS6uyOAMBRnyjGqpv33YkVUZ
ciJF7574lRo6SLBGab2JUaW+ps9wVMz4zZyZLmkib1hlApoqGU+HxfzGYWFq3dMlir1g8Yg5LPp8
FfJVzDg6wyfglOVnxmSFBekDsHQsIMJeuGlXHIZ0NJ91Fiz+7l10XEAjTQlI1waLcvh35G/tQHt0
CMVIBtguyYKdxrIUzfkgJ+NxPnfw/rLuIierJ2vIlv3auvCU/TsBhaayesZxBtsUhraWvgyTU6st
AFuL3V0t0sBLHRpKrjt3RkAeBSNrE0I6diKFQFMov3Asj4yWmizrwqCPwVgpZzBMN2h/y1UrYPV/
wrkmrIh25maa8WsrnYmVSot/s1K9GJFrrnBcEWxnNDJdImXxeCDOsa15Si/IK5emohCgOtOxJyjm
oZvXdncs5baH0iPBcnZGJcufoxk7BRpm1WMqbI+A7lmTajrdMLHorpc7j2tEQozy16gTnTHTkIW4
W5nqTCABd1xs6mY6rz3/y4u85Cm2ZV+96o8EL8MpPzOa7opnyRaVhGHB83YZvtivkdp9XEk9LOaV
Gl+0BWE8c4j9vt+rC3J6rb1E1YD7q+YqTYB1/ULqKgTnA/unk1bl1htR1OabnBpaZMoDXL1uQHGZ
XVQNBiQUnHRQ4VkIH9Txv/Nhc854oUpjsOLk/MiQtSFZFPQowRiewZxUO3bXwJsIpZwPvjqVVG04
04lU1z0ctDqnw/7TR0RkJoJHa6s9r5FOAwRFE97m89BSffVhjXqYdujJC5N12uFb1EIFZ9cIHt8J
blh+qfa1Usvis1NgPjzoeKZJBPsvXGyPKog7eT6lr1FYvc1XnI0ckA0F6IzkAyB/k5VL8HIgkiUZ
UE+4i47elzMziwkJjmg4LBOQyThYHdlBb1ypfsN34oXeHzs3B+KdvNDapJXdjeDDmWBE0LAjHcHe
Bc0lr+O3+aQ7e4VQWcFh35QZJv1RHhmN5fEZ8NcBbaTx6KOPJ7ugRz1J6Kke9kdhkoUf57XrkVYg
5IWyBq0Kr7JDXf4262IwRsJ3R0hg5XygDHIb/WzKbSRFa/5lXvWX4xZT1XCi+nWWxRHc5WE6Vp9E
hZ0xxBtUSGelkqRWMdYfW0hb7H0r6wF1HVLqEcnLQhW9i1WSsmhLwBWeQWiWnMjRwMzLFGHlUHhx
gUGlE7pdwcl4KLcqbacYD/nSapfVGvwyyF4Cbc/eYiNWIVLXoourx7QKtlbMpT+kKYuetzDSOY5b
Q9gANq8gMVuzV8layNrTz/ipGDFRPwvxzqXPjaTid+bD0AV+/7Xc3+7U/5A4tbRn0IR5lujBFH6G
CdlvG/hDXudbKYokZx0UOBxm+bEcUGC8eAorLBvPL56daGhoMxB+WZudm/wV2eCCmSqNoAY32JBA
dt42ymIgNCeVkbv6CuPSVDCxTvKbZza4qYkwiCmgEGzSe3mFO2eFZffRqqXJYdcGNHGS41gZxCLb
I+rhLob4Zvo8C3fyYVeSsssXCiD9F4txkHgmnIqVpnU3ptGRhoaUR4hDAy2lmdZgi8WFTJmK5rsz
xrAX53Q9KWC021TDQj6930RUMlNKRpvxBMG4/j7660F6vcBWikSt4FkOkV+E1FKZG+iQzOY/or78
Xnu7vQyUInIbb5qMMBL7OqU25cCdCqAFnWWBQmile7qr7X62SaYkeE19iGM05lfkQp5e3BIiBsqO
jm61AtmghDiIPVW/BtSHYPWKl8mgOevQvppp2dNf+V2C//LGiiMDOG8DO5/sAVzvQVxwsXQhbhek
g1vnfKKR0hiKu+Q4EkAIVPQbyetlyj3tYpxrCr/ilKiX9c6wJhOf9P3PjtLB13ATKb5B+vHqGkuI
8J09hCPxiGdfnPHfFOXOgoZa9dbIZo9gcXQHEw7Li/xGUxFUoyO2TgvfExWm0pfpAWzK/v5KvJcC
3uRRforhSohpt73o3QSmbate0716u/LLDkWqQW1yYV8LJHKi9k1EvTAzPwkOvxJOt+SopLOYRMSP
Sy0Lb3RrtciIVG6tTYMBL2PI8OhHAqRasjDAbeV2dtVfhmAz8o5VPhPGTeqHeetj7euWoXj7JNT/
SFrc0ysuWfv0Klmu2/CuZraZ57kFUwgKQQ25gifH4NwGS2g8djMEmVHGP3c68FN8SQ21j2HLF0Jk
FlQ8/ZlmzMPz3TV6CXhICIEEI/Ma4TvWActbMruQPnWlYI1BUitUa6xz2zP41YI0mWvFbYOmkvJB
OgawxFzf3stdzl3jhspYoNyD9hY2CnUpBolVhYEqQypAgcfSfmVyrCcISVhfGsk9rhoL3OeekA9X
VmBQrObACTJlZxcIkHc7biyT75TELvHtT0gsiN99mECuQh4TR2IigHkCRRGUpFxR6Ch0PYZU9r6H
UjSisgHG+rFpPYxraU+weEG7Xx3hTBG1ZIDtp2ujC6kHKr0M7dJxLqDC/cqIl+biODU2DWk6QqZQ
yob2S4FPQh1ZpI37BL3irEEw0I5GGbdbJb6FIwrBEsFwc4GFx/7kgr4Ob6Gl83au56WG8MosDzyy
5F6Kdr3N0I6J+fQG61ssv7hNxp7LaNbdHoy7LQ6jg7OldEky5J+yo+9Zm62hAoAPGezj96p04Lx/
Kmjn5jbjcwv8W1MzwB1GNkNkqDL6DINY7zYlRPWhgyWoxgMRbcU6+kXMc5vYnVkJzDX+L2HPZpoH
Cy3/aIAbFQUAQl4+2xLiPHf1+2/rLVsAY/DyRUN249HTpVEhnSqh7845MJQG+ZQPp7JveNN03och
Tm3gbzv7SZDtISQyE4+6MzGzagen2RPtZYcQqcE3vOZFUt/2vqWWoBfEKDDVHmRzx/hj2rmSnYtV
cn/b1ve8lnwo6twgQl+JonNx3BaGSLeZsxqrQ0H4xxVwmnRGwitDOww3UxXrzhX+nBrftgRik8Ug
easdklXPmT85sT67ph0QeqSsBNJJUA0yoR/RN0nSB0AZeQ5gozwRD+Xhm03HJfAOXaM4OBCt+Y2K
VrulVL0QDXndsbevoAklNkaZsDbVgPhQBDnmPYyiWmDIpmomFcuOGjpCbvc57oIWIvmjqtP+2OQt
6DzXHyo2vEgnbuTmZcjCzakivoLLp21WhtNBixE2fLGHuqSTHuVpCYxl3jxB1W3AeiVtxENnKI+m
Jw7zk5rwig/ehfL44VMJNT++v40/vZIff3wHaTK7a6mfagzq43ph69Dw5Xd9dI5DzHWq6zqbO1Eh
b164mAGxa9deqLcuiR2B52d5m+w527X8zVbtbSL7R4wZRMQPlH0EhhdTceIKrrFq3oTpBZnHtbIZ
x3uGlLclGfeZcNneNnPARNaJ1HCrBZwIR8K2mopv+vqTS/Tetna+ARy4tbnbWP4xLk5Qe7hb+tn4
dyTq5mrI+9+q/UpFPII2pJmRUFKJR12TPtp2jAD8zemwSxGuG6/T6tK9bjUqFjeq1BrgJdhKup7m
mPn43sLW6EzQaWaDbGKr9kf09Qfmtk8LpctCxtzehsqozxCQDA3ZQc2UtnC47YfjKtLDDNjVd8yu
uBOOov2HOqg7ncLG9SrN5J44fuugIn/lHv4/NOGK9ge9ar0P5u4byTrOC9TAUQSY6T4xMnh1jtcr
o4hU5wrJmBkYRWblg51NdmwIwa4fP1ZZVDFrcigbfku3QmVYbtM87XtP3zWsVRNQHWJxloYAlq+E
0zyKMJeCVxxG2qjG3AfWZW11Gw1QDbYFFITtU9S7YDBLTAk67zdrJ8SB3b9algiAuDFELXRUbFsh
xmJQqJyuuL2X7a6VUNDY/DCMG4BqXQfZjau0Yl7oFGcPQvPaqtYIc6Eb6jjkUo0Z3xrjHhY74F77
0cRYRmDS2IDx3YQmMjUJ7CEsu1FolHr4bKhhhSIAnXfcCJ1cBldRRdYPOJWvd555oWJgYKbXMeYU
zVOkEod6M5J+LBqbs+2gGqb/VMU5MyYZBhcQUT+WzgAEeH7CcQFwhMGn7YNfSU8rHuIzZPD2zoqJ
4/UJv/PnOP/jVRUDXSDGoOSPvPBE2kMveGgD6j5MOUcEzPjB2CPhlsavDOmJ3d/Ebj8H3RaIkr42
FDwNiy+I8DN3WufKMBJBYf2TLPKhvG9WyD5DogsJcP5FeBqvA3Pk+2DF7Yjue9SdQn1H6soDuJK7
OK4Sa1bv9hJVLjOnmhaQv9Xn3GdKGYdKDu34vLWc/n0FYWIExlCei/6dneWE4ABJMYKDSrL+A+MX
rchgXbGE+l6eZDzfhpRDeKUSQN0/kbzORfbUZYvaCxBiUszoDqDAfjQrhqsvRosimjI3JVQG5iQY
V2/uZKBtAY3bNRlzMXludMrhMKifhhRbVnojODAGNMFqRNADG8Vfjwk2M17urt0fVvPiMe9x8PEO
QGIbgtGdJO6d8xdeKk9JNbOFkYu75sBXtPhvUjN+ATDkwEzpUZ0aFTUuIAY1Y1GtPTdKK83K5+UA
7MJa1MACifexKWBYgo8LSdE2eMGYXikJxejfSuZrQW4fhOnJAtDR90CpGGQ/jQ8gqvHJoGekMIRW
7ytImUs5UpTp9kfN7mNmcqlNEMHJVEvWGgth0NK1+KE0lzgi5GvrSPsHrhbazNaCP9WlRDPlioX/
BjhElDeTpbjBKRT7PSbZ9D1MAJI4l+VKRqVkKVLD8IuJYmLtQcNdctGnerV5LbZ9VzUG3er86h6Q
mUpOZrALI6jqZJccSGKMo2jsXWryc4UDmz3WDX62x0qp4OO9WxXed9bA7vObeN2WKeBpA4D2SLyY
c7fGunuhPs2JHjwZHRpatAl5soKJfsMM77dr7OTbq0cHLxZ9p1owV+7n066Kt1nohUHwDNhS02Xh
z6t+khDlCG9x8F7unEGPNQPg1d4e7a3Ju1yDHZjbbpAUheRLFyQor5kl60AQWdIz0ZheDpbct2Nr
lUJKdGMoY42HgMCYJQClHnFkkyhVjTm7OTuIGTJ1KyV9kiAV4UxXSuHhaJPZ6+6EZ2sYLmAOInkQ
I+WbMGihLBub2a2QrOtNhdmk+yIWLwW9jxiehkNOgZLGvEukKzSA4EOR+P09JLbORz3alLyxWgfN
xvn4XbmAsIlkhsqI1FHfm8aBJSHVdRHXVzRXT+A7kaUm4S807bsg4LT5LDJMU520n7Nq7oVfKm2a
sykzWRkmDoe0A9OFsvCCc2OoZeuhcMEis9ZxvYyKmP+fH0Yd+1+rBcQJ9siL7E0z3Xh9wRJTcf5M
GX8tgs+WlSpHYtKCbVj/AeDR0igXefF6upSq4Mes7uoXGjq7VPnMkU9Q1hP0shla7lEE8t1YhJQu
5V84Y60KSwdhCW+Kl1CDg4pq2pxfZ9l/d2J86zsrBsVRL6O5SzMRLJmW4AovAJtyZzDaMjPSeSdK
9OGqKIPqMMsFnsqcBVfHdUh5uAtSffgtMWGX/hECmO+y2aZyJmziX4LrooPz+xP/+33q4e6Z45t/
lwqmUfVx90I3XKYR4lgp/fykU8z1p6g6a00T+s7l8IB6xoiy1tTR3ZBuL6v/E3iM7zXeZ12o2gZE
YC6TbEeO6lbNGRgwo++f4nPAZiCi8H6QIYc+TkBUR34m51yJICO6222D23KkGvCHNW1XNlhDBVc7
2QBCJEvNxSf0qjP0RX//jDD3hheEEQYZgNbw8R0aA9of1wTXu/F6rscX/ZQ3ekMJELXAxPBgZ6Be
o3Q26VSzEjTQNw9UxJ+SQkPhPAsLhSVlho+8Bk3BnhQ38W0idA4KrWx/4sn8a9ijGFoPUkePJLOu
dTm9pNnkoeD+LBOalFsfZjDiCrxRkyOjwHjhFXLD09iaPYi+A7QQfOVUrgcl3o2s2a/gV8Sl67bs
peKSX1P8c3kXgPInv8GJhsorc43K0dxi6GHH4aqv6kF4kcLfuYf4wXBaGmYmmRqkh2YmbA9iwLst
mgqqaeyikqJUvujjmdzeGlWzRhXzKtEUXOs483sgUN60YX7dNYXg8gpDxHeZwByC1Cgb+dzJYgqf
wuYmYrhOvkaXHd0LpjHSW2uzs73NNAaYIBxwMzPaGtPmBHDWZ/DwVDYRu5aqxRlVB4kugW8ITR1Y
yiQL5iBR+XqRhQ9ozuDkArXTzFuljCGVNC9EgXSGDMKEcxrLlSEc8M7IzFgggVMFwW7XCqTpavGE
ONCv1c90mNRT/2wix9PZeegt0+5UEyPgk0ZTtlZCf5sIL0UdZHJd4f8uy93XtEqkCsqfYZ7itF9Y
AkQ/H9VhIJd9f5EtTA2mhKOzHLGcXas8SFoKRxPtEVyWJt40eFr55Lo7wv2SISn1+bwhorbFKZgr
Rtj/WC/lEu0ytdW/Z4wvCPqy+2hu10qMoC90bMD0dz9sHkhaC5TP9p/dtdaJV7ZCMCJtxt/O5Crp
NXtD5bDm9BpDVuBfanuopiLBg7niJkaUyHqQ90dsXdKQ0Ki/d6xFR4teRhs19bYlVuowXFq8Mid5
myAaMBqXkqwP7t5manvnbG2w9XJqSygEk7M8ThsQhBveAKdk3bLf5fGjRbmE6pZfNxL0uVHgFat9
wbN3AzhBi2RrwMa5lNoWcWxjaSBbfDbGWO0pD1dHZNriuWXXBz3gKQMuc4j2b9p8/Eneum20gNXA
MbgwXQgisfYafk0d0ilFs1ZEJf6DK+BUwKwXRewXMIxpE+Y9zWmOwqszki9JCAf72EKKyF67zjiM
dHqWwzENPTxkKHezGDEBxqOSM9mk+cl7lhakcO9QZUzLPsiXUobcNNbWRQZxuyvwfmXgNdzfxwhB
HgQGV7XRD/kmSZFi6jxkH1loS2/Jt6EZLMg4isgLzsbxTHeS7zZDOa7OUP+h4rKzsuVKfDdC2wqM
RyJW/qLqth6/yW8NtcodreF12q3OUC9XgLWp30z2Hul1lomwyOYvnELU8o8zv6xRXmrg9nHatYGS
zkNjSCYf0Ilpjqd+65Z1pw2dSguMdfuFEONZ3tmLfLah2i5I4t+HNeCRo0b8cZseZ75oXxUPMz1c
bX/y1GMV7PeLSQK4PvIXl4cUDHUTihRw7FKPPGDEe7lN+Cr1uuCH3MD2Qqm2Znf5DxCBbls7TDi6
JezapVhw0UGLK37N6eoI1Unkb0B/ncx0Z+n3YaOmuMCAZRywWf+NGL70oJPaDPI8oCqLwJiNXYrZ
w4+yJYaAuPrkkbr8o2rKT4JJ5TFWBthtPW062ltjY+UpElMaEmacZ8L0zfvphbVxbsHIkrqXtn6s
WhHxZhKQZ9NeEGsJXnLJfDuzUkECE3h2IAt8DptS5KnGl7AuB4xOVkMqM8k9T3XGuanCBB3h/dEF
WVPVwf0LtvaK0GUvJuCmm3Oi6asHWy3qwSOvR4cdyoTBL2lPJ/aWJ6ak+zrAXrDbJZxR1u2hnGip
kHsxUZQNGb2upMVO4cbLre0YUF78kWQzk03xH3B4gCGkIZ7/k38N2pvGWfKjyooE4Bb4tLX7D0ew
m5/Y+DscxL+jaeNnof2LWqDDCDjDNeHPakEV5iO1iVKoPz7t1XT5gW8P8EzUwY8AguG5CpVrWi6O
nLrONTEAV7n18eeEYkNZ382lMpWV+SiWj8cCNzJm3f6T+8nOwnHqotq5fp2cIg8YVuA/Y7IEaaaC
lLDDgvKuRgAUeigR3375xb8EZL0X7NWX0fSO7IFGnoe5hucfH/X5g36xBLd/CY4xV6lCEf6KZtjm
at2ASmu2fMOMbII2f5lWdXXJ8kvD/2qVATnaZHHakYWQdvVy7ZvqSuilSzopEPEM6rVN9hjhnTq6
3mRgUU4hzxqALSpuES7D/2n80P3UeOFvLbLFnLnprRmwEoo6Hi2BOjjuQQayT3Wo9Enoho7qAIBm
2P0FiTifO1lBsSSC+NMw3vtQ5ef+jtGU8rUwA1qilFj1eJ/bqsmHc5AnDui4nuVBcdZlMv/O963Q
PVjbADZQpS9AQGOmbhuO7wmpsrIok7nWe8Xy0/rdMZ93qGFhEMvknfhckaeYLEutkJ+hOk5vdiKe
xdLFfilQD9XkEMu7V8mCqIulT4cYG6klySp/eDUUj23PAxOM+KRgIlsgaF7qtzwHiDbD1bnEGmxE
Zbc0BTiUaasnta8UtK0KWrDD2j6LEvA+a8AEErpXkNCYcyr3YyJpGeQ0/N3iCPJ0S/OdNzgblEAo
tSbyeqJvqVFz2Sc6NLVyuTP+ZbhaBe13B4ao9H8eRwFurt0fwdRrepPocGlwVDQW+AG9N26HekCz
/bXw85ZP2iVux4o5j141awwEmVQrOtQ15Fmv9sCGDgEX5TMC7NwAES+BI0e3O1eTyvqZOK0Ik9h1
ogCanvwPh9MADl7nsBK5rpuP8SH/tNvJPfFtuQuY2OFENfyxeHnB7b02zbLmB7AzSzXEYOijQpHp
4uGhv2LmNlBit4jsP93byX15ERPSJuMr5dnxOsofrJUhISyQkm1b8O2/FMyVuG78lFPpvc63IFmh
cFWimONdCBDrl/dOVVy5BPxVyOKMaNoLCLMt3fx4A9kczUgvRSjl+pS1ZZoYQtJfjnyISTAmgZn2
G6ah8tapIjDNZBzVLc7YOv8uhwPEUxExLqISwdHSgG0a68BlCBYj67Onrxw5tz4fOjINN8X6coQW
LASOhW0aYOWiR5n4MLxvpwu1PcGaN3E21P3HA7UpGZCEMhPkKiaxr/fe6ooOt9JaQHAkObLZoYpP
HLqVslyBNYhbU94Zm4pdwexQJ+SOyZJ1ZW4WQ4qZLlh0LPd0OJ2SYDMjVi1oaheOsaQIsvW5sdai
qY8+RJ/niubF5saI8Tav7qRNrPqda/+WEB7t+tjE463hbZEsFEF+aDxMGqwJ/xKthzgHnLdrL99E
fqmGJ8IuGROpnjHW8HTrMyOASKAMPXFi6Qr9DRyXwoCAcIJmV0bUmTGqUh6QEJfuk6T52yjriYtY
38h5xN5+WCeMALmG9dhF2Qhy/F0lCknQjrrTDfO0mJ8G1mOFxogyMqfAzyyO8IBOIVyRLCJbgOP3
U62afdFPm6qNgi0pwXGiJmZhMxXnY9tgbtUOpqi7/CrGn+dHD+It0E5AVyCgSx/wovCA0sHBBAAv
t7i131WHpSvpHjyL3PwyV3YCZw8KCPoQgFgYTlzKGAZQQdP3qgAMfmt5B4klJAxZP63Hg8xtn6f7
AO59KGWC3WqhBy+cFz/NULzM5n9xyAMJrBoNm0XQAq8MrEtnxQvtXunQh9ml/uevRsJBHbaOmEak
fjK/eSqYdO9VnWAZxMLwTAYwy+EDAbRW8DYMyNr7XaoiaPw/3oqyPfC84W1CaLjQmaCyduPeUyFL
mXS5Fd0DnCNzbeVyG2RqW055beds6TDFtJoj1auyggXmX3Ym2y4S9dgM/rXWYCZxaKD0f0UoEjZV
qGQXzRBEK4LKqxWcTSt97E2fDs+jJgN6ijUi4W0i5S9U0b62MJQ97N4mJlWy6q11raj4oaX4zSQ5
dv18zC+RaO76ZshGL9+qrZtfkam1r6WAUqdLrP+KL75YpwBV1zkdCqiF3uPEL0YUE2RkpqdXatIy
7MtlkJEZgpEhuaN2UAebZyKDdpmmlYLj6vXIPHPJR/QgetkSLOs7f5NM+H3PrBA8NhFon0w7iCuv
J+J1bh/enhFcrf0IfqHmz9qYoacXw7sK4JC2e5Sr5s5lXLIlvVrUBxRYprrCcVz6ftyJ3Dfi8AgS
XIyl0GJ0IRQ7VNMxtAJhmrsu8J3IVek6eszkZ2Ofjh/wXsk4Xb8Wm9UazZqWopXH86RafwKSAHN/
WQW4JGH6DJYvEGpT6zssUjHOb71L7f0PJT6B8JTpl8jb8NZO6mbI39T9dxWW7R2s50li+7sFTUwy
G4Lh3HY+V8/5GpAMzFUVkGAKlW727JmdDt4meHkhOVkbEia1pXdycJfW3Jpp7X4OK5D3f3oug7Ra
Drhk1T5CM0PTA0Lo64OKZlEHqHwFy2flbskxyarbJLOs5re3U1FGtvbtyA2ZMaAx2+wcSiVoq1uR
VwmnBj+ca0lJ/Jla08SJ3fObJ9ycX/q2N1ivjvrI6Pp0HURzLYVp5Cm5nh0Dg7qtH7TxTae0vOtD
OorGzp7JUKboUL4KcU71CawBEcIeJKJMOnkshRymqk+isa/F2dyTeh+CIBOCYTwnoXqQzZSaZQ2I
5ZWmgZlEyJ6MiadDkj4/+P7WyQ9fiAuOJasGSn7yb5i6Vk3C4YH+CziTFzilHazIlBC5gzPhwGnR
euf2at6X/Y4Pe5Mc5thV+ta2JqjbGh22Xa2YNkcxUrAUpPyDPqRjoUpBTefbvMy4SWx7sPJZAU86
LfpvsHhiGFhCpLWgWDw0pzNfyFZNdGTxY8tfVZqXK4+Tb5ELZ7TYWD3hcY58CqSFKzOVQ9rninJ6
b5iKJK+kPmUGiS872yISoSounDH2op1zyJ8o9bHAXU3qghedf2QT7SkVpa72EGoN4bC3CueL/pM/
FtfeNBw0yjH3z1LWyzdFO7TupaxX8Cx/3lz2fJbzzjyEfhhsXPYUxo6a+2kWoW+7ZuelTjaouK2Z
7n8kaMiFPp65fTMe/6Qmm9sz2YGF7ceDS3+7RStIOcn23Q3Q9tHky6P6ZaGOhLF6MfZGdqk2b4tz
SH1LBblwyx+oWs/eeDSca/4/4a/iI6SQVV+OvCf1i7oOHUU02NDz9iH52vNnCzfIBjnSUL8LjrGk
Crp/Y3sFR10j7Vsf02BGowB1dga62N9rlUrS/juUGc6Z/3eugt/F71hAMypszCPpJcCqnvQ+OY19
1Viydz+fRzKLUZnTQX7Y4IICDTGAmdO6gW7grg2iTQ+4NYm6EssFojs5Odefmmie3ZHvIr7rQoa9
8rMen+jN562PccfguuPidj0jhiXXX1HoDNU81xJdLwIN9zUkyl35rXz0nV/yT+A0DXX6CJfCtzeE
dTGX2VnRkgKOuGZo5pEnCfQ2+ht8jEpTUr42i/fZZTU8k7TV/Mb5sR73HKBXYt/2k4k04Ab5GojL
Na9Iz2BfSVxaI9du9eB5v4y7AtKko+3XxtkXDQurtFzTUVbF4gmzgEHTDSaB/jdEF9VoFT/CWC2h
uyUz/TmzDPOMMBIp2SveG9uhHTTeZd/ZGu8EOPF1KDkkxTMTqWFEaKguhrLTBgeD6exqR5QGB6Cs
0sYv9eTjCgQSD6Pqpi6bz6DCNDFR3/g1Jr332MYSxFj6yyAnFqIEMS4D2Zr8ERoidql2h5AM5zdC
pNuSD2XsDVd443qqiaO0taGeQ9DBxaC58gbfIY7vAKsbNkInVDzoRj40FoHID5mWdwMPkBvonfoe
g7ZP3rnIxeE/eDTrZxNqDcjHQJQWA7R9PR/Sh2BUDRuoNnaKODZUlvQbTln1H5DD0/2s0L1qRx+K
6xe2kImdXBq55Ze7KSQwe5+HRubns4veOjIQRHgsrk3UZg8qUGT/RgjBhtmz7ptwvfq+niANTKGg
RR1vVoAVNAGm+VZXAZ+faCUqkAujlEuFYnTNyzq/0j5sb0kADZuHTVNwc0F3pZ0J7Rey0SH+NeXG
ZtuEM0721Zyt4I4eo12KSxUFV+y4nl7k3lkqKawTHFEuNWeWyX3Y8hMxCsdulLyReOU7q6ngkeSX
JT4x8ynCATuBRNePe1nNITUeN/nw89DUkBWb8yMMtFtfY2xVGutRVl4fD7JXn5g9qDqvtsJtgeXM
87xIn2TKSeAsBUBlFuXflTKk4NgGMIQEVOmHBHRonm/+6qhEAWxt6r1K+HUw3H/RWjes+kg8l+Ru
sZIJN8Ot9MTaW1zRSbSVqc3qU3/lUCMHPUQhaRmsWMZX8fu0A6SQLSwLqNiFi5v9SwZXbER3tz6y
gkbWvIj62MnYpWCgX79l9TZsVfduX+sIHU+exo8v7v/MdqOigh+bNnrxEsNhmo2Cz0GMQbKC5lmE
h3VJZ5U4p17Idvckb2+5Wv52SE6e5JGBKXa8jU6ISvu3JWiEIOTuZTe9kUxBEBUvHaRecNaWTfes
AFpbdb1gbN6I8rUBEgy8FXKJzh48Izdbray+EnmWuJwG6fkKQpueUQfG9yEu5JML/oIEJQPlPPtQ
8Z6ZXyinukRj6MneuHI7DO8Jo6VliSQ2umeL5p2Mkj5uUYBmFngr5DwYuTPGwueAQI60DiexGwi2
oAFCHgepEBo4rDzvun2cHLFqtUwR18Im+6v5S/uqUL/QcNuhfmRklG63hovMB+8gXSao52tjNRBm
auoVBH/QskRGbX931noTtBfER22TXRVE4+SEB68aFus9GmxtIHuMacTIv6Y37jaz2NKjkvSRUDZO
fUjvNQzZRdXbpNRAP7hH8wJ0qGu7/JkcCutP9F9c4hVLbhIFSgtG6ydovDjKrcMpjHt8WErlSg31
sVKIWd7a4NdSaHYjIQaLAAs4UAT2ApiF6nx4dhIhU4kRN6huyhGYu5hhjjc2QadTu9VhWq8NvVnQ
N7cLxjWjz5KYpv0Irs3CYjHyrQhBouCi+nDnbF/OU3BUAVcVKY56wNWtxbwwRWofu78W/JdXkwVi
i0aUKHuvAoPmoXc8YcnqqU+wL+KdroERK7jMjHaHzchDC1u3fcZmuZWqOKMp583yMv+Sgdn6Ovvr
kkYS3kyG8oz644DkYm1Jk4+J4RC4trZwFkObt8IyyBuaI06AcV4KIf0Lhdx3wKKpHmZ/R2r9W6Iy
INmLgCCL+NdXj1jVCAXRGCeBYpi77o0kakDCjLA76A6kb7QdVS76OL8WscjBfXWwunNkovs6B7t/
DQBhCaYoo7xqPIck7fa55ZNxCwtEVAjORU5FpZ/ruBl9lUPPRhDAUeo5VdINVSR+YKhRjIj4LFE2
Z1kxGrUAeCMtJW/0vMPJ3P34plT6LaIxev4irRrNVQvQkgYYgZFJqXw5awNDT1X+bhpZWv8e3m89
8h2xKmKhx3Eqg73Y/eZuLg8f9vvj2EW+Q04ThsDcJh2pWrJIh+NRaxNYrKh63zD8tW5PjrmJEG4i
Ad+/saNxixBfXS6mgfN3QlAHZd/5dEAtr5sJKEw+NMXnj5e44nRBg5LonzuPG6we7vwajaA5+Gtn
kgW/ES4zlOQ5kPUzYZM+kcXdx8kdY+VPUApIjVbjvrj4umjAbgcI96lQAm5gzEaFJcQ6mSfp0etD
JUtFYAEh11V93syu5Wv6owH38mwlipbV9na1Fba7zvLDkOCCzhG/FiwMagRl0HYSYjH1OR938U4C
cRV/R2Q55FOxNWZ947aWKm+IPIZpWu5vgjzlneLArx+glwgD08kKLd48OkNIWrfGvk1W4GdTxGE6
rpasR5JbZ23+9ySqSuf0oF/LefT0CRmAdgMtUzEz7UPTiUdQy+8C3f4T7WmtCoHrnKBhmhYWbBTP
J1rLtCHRvhLCO0opeZHl2AUoGSd4qnFGPucft9ky1zoIx9/WHNaMVu94Yfpk984Cb0mf89N4J49h
f96SMglqlAVofJw2ntd08I3gicVI5r9m91B7PGqEVlflDCtzmIqhJW3td+CwEumpSxjaDA6ATBQt
7Agwa2atrjOevVH25YNUAszcI7SZPmt4sJmDZXb8jooyxlXz+bp1xVgVkAv9aVhYmCkaA9IHCh3e
ZQFkJSFDyDFfJLhDoxSCCJ+VEl6x5jFYlxXuOAHiTlVDRvGSJ8J5LNP1sW+n7dvp5KWdZazm/U3Z
TvtiA47LSqNdvDmZXt4675mtfHSVKPm5HSIRNP3Q71ayBnXEvpk6NqdAPBuqtZCRbVmKwibs0r7K
feQLjuBvkmziBg4aFGGUtHU31h5F9ZCN6eoxKJVVoaJ5zAdvfpQcURTCdGVw6u1xEYSZiHhP7nh+
fKCgXFGwSN81Kmh75QowiUeOucGuh1OG6/jDXcTQAcNsmougHql5J2OnbZ9lDBU5hgloJUrmrXR0
YzUpWgNP5AkrZk3IXEcydKg3mU8c5AayzB60s+UO212RrdHSrGe1Pv31hzUairPXWTUsjW/dVuAO
CVAaUBDtnwxJUsCuZoFK+/+KHi0PkTgNrSezH7eC9QVx679AqxKFKAQnS+UhvEEmLKzmOhUmbTFR
pozFjflnbZe3e6R38s6vIRtv9P+fM1fijnn0halsgOxV5Oao7S/phGNeRjxVCWyZdo65mLvl7yIe
AO7Y/ZMU996GLmrIvgRchP6J5eNULf/5BuQ6TE9uGaDyZOD8HnoKX7qfgvItAJ8lRhsc0WyeC1t0
o9Ycym34dtEQr+cimH8cFLSfOXtVgGwsWk+mnbAjfRWToLd2sZqUPQBXpy8CyrUcFRFQXMqQSsCh
SMqcrizgm0p1kiHVkXBmsAqBMY7Vjoq5L/2jhfFr3vtjkArMVtTcImUKx1o5VBB5d1qewyXD4TsL
achDSjC50/lUcVdKYtrhVcaHCqq7eZExRIWHZJ+l1i0kTqewzss6goHyJKbPRrgRF5IHcsXM7kvj
kOh6A11f4GYz7MP4niEO/lHey+oftBcvFInjJI0RlOx8kHcndj7EbsPuiEcpax7So5trrMwaYcFx
jcsNhFiWA7wMQHudCOATxMLHX+FSovVHjWQK+8f+qKVDRwsQh0J3fheVlKRg7yY4v1TcONLOqJHR
pL/Gmz2OpCUi+rYhIMYv/MVr8378srWiRPNiKfjiiM45rv/OIRc356obiiIWDB/rteu76xYkgMxz
K5f4Cs/YFBElOvdTGT752olsIcTZsmq+bC8cvL42ZWTbzqDVqhlrM9yhrKVsmnNJ8GM6Kgd17Gop
TmseYo4gM2atbfTUODhk8YqTR7SWUJK3/7E4zgbAfJhRP7nOdEPHXrBnITV4sCYmwR1TCgEC/+zJ
KlhQu4IoVz8u2/H+dkDMvIoznzKitW5Ajmp8KFL60OaqH8DXDX+iWPcafrOG7t70ufJmraVXlE9K
KvAeiBffUP1/FWCx5oZ6jMme/pd5HJ6ueVMQVkUtAI97isgXW0zUIFCpneiLqi77bPp07/9/beKn
r0k4ScObmkM95uYLGZQbjFH2nV/XS25amfwTLqcT2ivfQx7GdR2q0Cevj+a31Z68vNkN0JIDXshK
rZGFQ/MrC9WBzcGgKNN6ur+JsmMPbxd9b1NIF5bvh76XPVIclD59TCT6xwRXqt8WpspQi6+BOhNm
IM91c5vIuEmXZVV3CQmWr4v0mhSTiL41gLoUcVmCGJDxluvCwPjecryJrktupD4numJDw1fus0/q
txkhQSMF3su1xr32HhoGnAeDB2tmnnQtqc82npKzwn2h8kc42UpIhYkCDJRUI7XyEuMi6xQcAFvy
y183vS7KftG+BcyxEac3vkJq8OjtNOFLWjhsDlVQyiKn5vZ+wcq6zzfukf5X3y7sDzm0WEcxGcfC
kmW45kMlfFhanCmPHd7NVR/ZU/kuXZhPGFLqqcfJMSd/MfmSUkgibdffz+l8by+PAgnf7/7bVaRV
SG3nHuKX/zR7OG0Uy6ZqUPF9yR6GOpF3pfpF1+Ye+NCK8z69twSqABPgr5BgFZ4yOK6jUzNf/UX8
Gccc1ZpazjqsvilMu3E5c8hzC86v8ETRAOceNMeswUUM/epdziNVut91xQr6rTEfxSxbJNENXS/c
E9YORCGtJ56THP0SDV87zqk9BzOZrtMBGdweNtu6yxsU5IN4rBeSaxKyeg3HFvgXYYQf+5mwwn9c
4lULSVH/V5vyjOxVSHccOcLSJmzQZyZ2xtIFHHFEH0FJ+XUcqrV7MMMKbe6RpvSK9F6zye3FtM0s
AriKF+FK+ubew6WC1fyiaWxV8FM5poU8lmwO8R0OVbk5t/1s2uFLQwaQBvNOn2GzQ/d9BBP1m85F
xnCBLRsgWI+3c38mmEYl3U1bqSiDt9lZc+IPnMLYSa2pktcEkTN0h9fEsMalotNd/vDae2P60XSZ
qv6ekvp068f6Cwx7fHVXmc2sM6Hi9+oYftCNyAPqTT9ujB07SDm5Aa97d5229L7CLACKN9Ueuymr
FF+JH96Fh90/53HtVa5nwQw3tAhMcCZscvojb0S6zmBjFmB+D22eXE3TaWFBGzGb34m3ORelIq5a
FcdifE7LGwdK9rw3q9XsfvTG8QutkNF8VNZUdagXbOM6rJMmJM7HIfYoLRkrpgkCTLxayOhOKoro
rrV6Edici5YeYKwOF7Ue3ZzydKiGrjd3GhrE9MzxhCwUgrV0ssqS/L32YCyHXrrF/4QlDreJT/x5
Y5jHXhFFk7caEaHRL7OZTmQVZmeuiupYP7e9cxb3ERg+3kjqcK2on9T9F6KaSUGuRg5lgUCvB97Y
X9c0Scy9jO/5jgp5uwBd9qsXjs8Mn4/9vBEZhaQkpaEdLZ2ePA5AC0+oipGy6egic4XBOX1OA7pR
Ziws1l8HdGtpcr5nRSf3kSjujVKb63F6KPoqDYqCmkHALxcqjBZ3Etbkb7630MRp3djPzEOFY65D
B/lHtWQRXTBHDpNfQIRhwhAJdqG8ZCogsy//9RvMRiSW6Lyt32wrBTtSPU3+A+ocQISCamajaEhO
lj1VSx1k3EkkdVFAy5FNDk76OsHzYm/Riaqvy36Nwf/EqU7JZpUEZ6JTWy5mQvJD7uPBwi+74gus
hDoSSzy+y8FxbXXRuxUmc12vRdYzth/AioxEP27ACMR1eCnNdqfJsGlij5CPtX9+mVmyXz1W/fFT
9BqDIIwnV+w6Heefhd7o4cf/iYMfHZGlVa5D/0eAtIjsvnQsyiybZq1RaidFzpvAQK0/BhzvLrVS
ul8ZKOTml/NxHoJMxf/tGnLmsnokRPig3Zd6cff9+m8ASuzeWBdfTNvI7sn+QOaVcDsb0lqDLrWi
4I/NzFpLzavqk1yr5xPpmh/8DcGH70hTFHpfcBho1XV0k3TuXTslNC9MVEwfDuQP5+GV6mgnLX1W
cjnJZm+4eCtLAiId5Z+rdzx58y/yPZnILwQ8xHFc3bG9QbqITYTaQk8YlDnGVCZk5hidue+ykQYj
3fcQPiDnLpzjn6oxFAPu7Pbb2FkWGkEFNZh8OMKfM612kNkDul86mgq2tzhs5116AG4q5SR94WQn
MYGT/BrTDINU8NcIrBjr4hJkePCJrEnw87YKz1akivEtFXiFB7ZF+KX/Uu3en11djdYPkyWYeXmw
YseCHYm8Z+fznaEZEVJE8FRZAp16VNoyekD5CwPjBXwH6vShb+kJHlJpIqFtmROj3V1q7hqc5zRH
iNNtT64l730apLp2x9CjBkG0/K2YGLnn+ddoCMKBubqbvBn83lJz4/0xmX3QDIm5UXmLH0Ukmv+w
+xNSp2ERue5ygos+cSGnJiRhMg7WgSqoag3Phl0rMEZcDqIxGR4C4CMN4ikZqqmHfe9EwBhX7Z4M
aTDG4p8JqSJLPg6b2w9s0m5VmQ+YWu8dXqrEVN4SFTk+h0XMWb+vHD3lRXh0KA4HGaTa6Mdrwp4O
pIkLpGRB+GxGtqP/9BBRwEsJiZdHSkqQSYy0E07pPToBojp5OnjXc7b/mrju1UpQm9qUDtzJezwz
spHxeZ4WtmAEDv9qLA1tvraQ3djRq9Zk3CVPegY094TgRCfVfv9E4TQAKEH2CcNaBGtjRXTWB6wT
w+ScXdbhpozHYKhZMQ+ErP4qVBp3M0bH5vWwQqpXea/XZB4JvP2FDe58hSkAjOEeGxlNMzgW8eY2
5LDDxxdM48nd8PIJ7GpYYY8QbNH6Hzzop8C3zgxlX/t2XZPZQ2g51IuqueM15DZXbXLSfJzJw8MV
MzJkVTjva9ycP2jOtsyic7xl+HeounO0r5T3cH0LAEXBjkqcp9Hjtwulh5eznnewJquf42DWmAyG
6b51/bkUM7altKYM4qjNCFcKlp0K1GyDHkKRT+gSJthrtKtwOvSMMVzKS2ScPPddeaqwh0P1R49/
8fCGLu/9RpKh4LesvySXYulMk0rQFydu9f+BQsZWEZkYQ0+L8SKZ9LnzWvzfs/ZUtdzmU708EAyS
AVnPVeRbFIuxPQs+ywxphdfkkovr6/lPIuyvp6WT4/0h5WC/Ctls5ImsGC1V3aN3LkXWm0w6HY8t
sV7UJKqIYRc3atjQr8TwCYyOn8QAQgBAkVWXy0PzUFJwIEpdrbY72ekzFcD2ZuMLaz0WRXPjnUeF
vXsXpIy+DfqPwI2C3BHGFZZJEQS+MidM6FFibbWmHrcbWA6hnIZEUXWEUf9DLzAbWwvFD8XLrmjF
D3ZT2kTetE1WA9AFxxk23HokAqDMZ0iIKlG30GgFA705VIcu6soYUC07KdcJVQPa0nXYwFfn1WIc
Zn6f+YLIilgmusrPxzJ2moIqKrLMq4Dr1DP5K9i8Ch8s2ey35YF9CmJ4EElLtzNjxmRSi+zu+c2i
5VxOY19QUSJkrkYAoPvdk7ipGAChM2LXXIy9f3OEIiXxGIJB/qcqpPgIlpxxOrPQ/3sCDI+c9orF
tkvjbU3KZLQOrsf3tWXfCnYetpyqQNAXy+nkproKQ2Ohuk4rJzIqaC6bBCjW6DB3HfORnL/0LijR
hZhgpDN9CSU5M6Moh4IdXlV7keurFsjHtDtKOEsANqWPSs2jm7pLOwVo65z18K7Ez7xJDCebUo6J
rKmHw777w3so7j0wqCIHsGmuabW/gXkmmkQ5VfRiFzV1GiTdW7POhpq9o/Jx3gwnl1U5P9Qg1E/N
nv9Yh1vzdof2CUSLJk/cdlx50FHOaofRMZy3K2KczB1x/99W3hFFvqUYjxBU/WvW6s2qroQEu9ru
UZn5JchsreaTWC/3HAxJ6Rz+tBs84lWXM2AP06lJKOBtDmuj7Rp0mGaxqCS5ZCUIa6fnYBHXsU6s
c3/iCy7KG0WA1gwgDIswnFpc2QDNVpLZ3mQkiWa0Lr8jXxIxZ3nG+h4CRQ2vl2E6TUj6IfQ8CwC7
GZMIgF4h1Y9+tJoTaflIAbmxLlBc/nOOF/hLlobKcekvFduQIEq/PojDUQ5WbzROWF96hj8QKp29
P8pG5pc0xCezplaR3TSBN+jUMv5bAPsowgpmXMlPqraeT0TYY8Y29xAGa6kO4LILfiqSBz/XufQ1
TNaL2BWNWTLubSwOPU1o3MOeYLMcT3QOigi/jVwzcQElEXt/7vfi6qCOlK0I19FYQaReYNDqY5Ud
w4QaRRknpicEtquK5ktE9WcSQZ4iQpyAuoEXHFV/7YggVsdTuorNCba1XsAOFbiYio44wYJQf1X4
vKhUHlwv5cUBgrvXXceNd3bd6H2apez0wjRHJalcn9Bv3sBLb+ciJhgHhaRvNXDnUJXej9rIjwDo
PK94KIvZX6/sFuSxb6dXbwpxoYxEP/QK5TDay2LD0CGMMIj+xmkRPB1T1i4OAg0jGz3bDCAr3VXF
Qiu3SpesA/qI8tn0jPIc/3+DUVy6BtuMQv2wo+OEcPd2bIQyfy9opzTr3aEr7ucQcsS+FHTbte3r
xrhRro55VhMy6MDOFVANpd6Y0wbIBD1TwYs9qBZwKQj10AanbtzIpKbkE8NNUHYAz1TxhAoBk2EN
e6xFEaz1op74GJMPRocfDeY63FcsOMm8kTmqsqTuEguX9nuYMnCTWW3/Q0h69ax+/xid5fxUBxuI
o8enxV/rdazjsD1pHCJyF29z8EH5uJu0zL4OJ06Z3FTKu8JG3+qTKdqeD3NSgAw87boqMMWo0B6O
KCsuxXOZZZzOui7g4GCnHEk1D/nobIjv7qSxNUUxotTlnBpI5zAK1k+S8fy5HU2uU2wLVZGrxwED
oPDSbZAMEuhwfA/FgtGIw5FS5pHVMCbotVHwDpecUGiwYsF6ks5cRBZ3y2vMkMd5UdD8E1U4qnto
+0cT2PSZCTge/N4ZLruB4Wy1RQ8C+JI6sTMO2HA2PlvyVCH1OcisbxmNcoPbKoS0HgJ732Z41M2S
xZbm7Kym6YF72O0YSmUmsaK2Upf5ztr4/wEzIr02BL42lit/U5/HTinv9SGD1KmueL7RMwWbTdax
qEbynOBUcJ+CFkb2FT9J8A1PZpGw7z76979C3GFO4t1bVxeobDadZup5bjhllWRXwUeXlA6SfUDs
8KlXsqpI4spmocZTZZtvab7eRqnylc7Bq+ICXmwoa5ouP5YjpVAnNMTTFBVg0AgmRg1Wl/n3oPXy
Ri5q7sIZYELqun0cHGW5XtHem82CYFEAFmDCMpjHxYjBWo+zyOCif6Y8uWggbdz7qKSPsAA9DGWK
MViRCkZ5Mjskp1IYSpEBMwqz9w6+kFIn1XIHdVQtTUFF33M+BwwUqSxQFBubVvtERU4fDW1O6ioL
+CvXswDhmbA7cDHpaVJcB5Ra4lsdHLQ4+9pHhxb7JGx9mFrrlyjJJtXbS/R7cUwb8z2ZqG696Hlu
vMjvSbGAx4M8WmNzOpeadEJxdbzs3vsik51NjcOSwIthwSagaCEVQijM6exhEnQA2ij8MtS9oi3l
ANOrRsDZmffRnzwSwpu/jwkTduaIiJ1e1tqfO5t3llqpLiXbo9mDrRpUFKux1T9iQqIVfKorFPue
ZVOBhHHdPQEnMaBnSJSnQLnKQ68V1a3nfRfS5QO5u3S1Pac26SnnEuxIiOaJekJ9kexLTTW21KH0
ggWmGlc1kikIJnd8s7b7FnlgvgFW3MTrQSnwwc7wgDxNCdeYOnPevded+s+21E1fTH3iDbloZMAK
/qtBFYJWvWKNfXABaDjiZtHjnlImpS2e+vBUx6b/npWLuHwn6MAEVRhynY9YiKO1LYXh6JQXFLsW
jxCUss4ASwE/uHMzgDr6GcLy6CZZRqK+N1oYs2Ski9ecrKi2rm9ilAMcmwTwvBOntQ13CPdWB1MC
5/EBRdMUJwdEB470Eyiuj7BQB1BFozFFxPTsqzzvuxTjvTxMc4DmrDqimcIeo2A9AAGro8mv+mtQ
rFDJ61K/yybtM0Nk8q11OkQfvIWtYMkqQBYciaP6ZeKsXvwbXXM/308x8Chq9fOB39tWvhNFONWN
SikJp9EoW4kK1witWxjQF5uZ9OfCwou7QCji4vjOw346sAxDo4Ub9gHZAovsgkwRXmpxrv1BiAZ4
egBcjH6QQjrOiGZ7YOaDMVKCBVNGQqMFRwm7xOlMSvPjICrGyqMlZOa+ZstrjjKavCSzsZ7lyBQF
FEl7fDVmTi6gls6gEHjyZoH1Bg/ys6gB3R/07TDXHdSSmSU4qkvOAeZXsIyqWoDmCE2wu0tvGicV
hAyRj9sryD8Y2Eo5sPcZMSLXHQjeXUiAMKomwvrkbAHsckRQR71BxgC1I+F5IU2xeypOLAQcmYrR
431jxROfuPLfmLp6DkUmppeHtz3905h5FMtHMpVVoKB0eu98SNOP9YaG1wYYbE1Il8GPh8wwmPrr
n+gSUeGIC87jCgRQ+cVaVQ32iCygcY/pF+tYzpZJukGvC+ATRtyMOAyXwtbVxa9MTbrBVR5IRBVe
m4l5BZ3Ufa2bDGo6xFw/rLC+ez4j66MissoZnL300/nzyPrPqTVpeAu7X2FqbGSt/SyrePfQ6KNK
T0Tehi74Jic5Uf3n8r/s5E/zaHWfUR7QbN02fBT1g/yOw4oG1UJjHWdp9hGjsq6zgF69bITGGj2F
Mw2AnmdbSAWRBvxNi035fh3Twi08EAxojieb9Jgut309V1Bb+gPiEm5wI2OQeJiduNe5Ga/Klsz/
/qhna2BGJ60d6sCxtaHMEGUaKBdT7Q1C2JCfiO8fhfmZxFhAVXiAKimGhz5E3XtWOxJPUtXPHTDW
pP2gbdxnjUrYrUSvN3Haag8dHibjsPbJ/HHfDeOO2nC9Mc8KM5xd9+Kilhrd/iVObdZL0MyTbiUe
QK+URiR/FRhf/Jjk9ChoRqmyB+ZpYAKpB85jNNByszw3WpWU4IqGijK8XwpFIN6i5gga4me1XsMj
C+RdWbLVdzdd7sGzsRPzD2bE6z5AlNsnbZcN6+cuN2azoV0wSBAAkl1SybaEdvlbG/FAR1on1dcp
v59lwGW2C3Qj+NMXEk8rzaAyqUx42DJwP/mzcBrFOBpNpig5U1Y8LljMxR6rbfKj/O8RQNQJRIXS
nttzkEwoW5e0nT20AxW0LpQIAHLE2m36or78sCJlj83ZHKkZ1wGUr/SJnoYDciwPSCTRE1wCEOBg
GVSNRsCM7vgkrTHxKhnJFCA3hDOksZUeLV5nWKwmGVPG8n3lhL3fSPnVr7kk2DvzyeC0r6yYk8sl
r3VIz5txUlMb+3zGRaR1+MRnHYKEhXI1y7WrRHGCrdONYbgZx7vbLVDFbalz3yF3QVF0PPgiXRXg
oJ3p3CHV5BqxUob077fId8YsY3Y2z84rOxVM3mOwSLboNZb00bGaRe/HfN+rK9xWtvuFk46fONnB
wCmRTgEtfqORzYqDK69nVu+UQGFsSsMJSBpFx1rqd8AH0he98QubTp9iNNjkD2zO+TOIPARpKRVw
nzVFzrLkWvuPm/QKn6zplSFB+jcw492vv1TK5CqtMCHRQxjwGvuBv1cWYCcVC818Jk+yn2d2Xqej
niGEDBwhyHQgp22Re1XLHdr+PtaKyCqVseYp0I+UqTlkZ4vQ5xv3Gh8Jris6htf+jDvdqXVZq2Fj
gVwXB8zZG0IRxUWpnro5ARcB8oavJZ7TwR1EiN/mY4W0NSe+iqz2cawjgHu3h9jJxqYmBMeXjkxR
OwOftQtE74ooAyAWQcZ/EGQXx4uD7j7XFfY+IOHiPHIuhFYbTX3nA6D9e5pN/E1RhAIoHQPKua+x
EU9eVmJvK2C5J7WkKyiLrBoTgYgioybIwpWVHf2Sh6qhs9eWJGft3TBzLKG43CxMasF/kBWwQXqz
otosonUmk5kj5uolY3PcucSLEm/ndqU+5To2M5BKbdeyi/T2C/QGO/Peg+2nr/UkIA5LhjfIOfhl
6JRLTQFAbcXVLvdTrYZ5yjwfbdQvamyxEVEHuTWF0YGYUd7R4QjqGlSML93GE116Jtb1JXWCFqjU
qSTQV+zYmNBX51DgmZwWwYN+oAe9S+x1VgSOWvmfWsWIawXbpOF9/f+TWjGqOg35fBXTNSAnPWxn
l2aFl+Gkz0ZtfE4G+LGP2zhMba+ABIwIUxc5R4r3e3Ca7Q+PS5ApgexRYRV3PlAnpyWfi1wLPQBm
HEJIDw8Nvi4w42IzN94BEulk3bYMzFgNLwVxC9r2SRb4zDSJ4MhxyBNQ2Vj0hprhsz8knrR8jtiM
9K2zw/2/ORk6UzpSDwUTuTRZERtSO3zs1zI0pqltvW3LGgPSkV/zSP3vrlJ47i4LgC5cQiylYvKn
i5Fj4oZQ2LvU/XUYpXtLYy0ON0bPXMeAiKh2QhoWByIkVluX2aiBVG178i4d9bmHbucDOhO9Fcs/
lIOhus3Gs/ZcI8fZ7+W1AEZSyXuMKJb0fBcRk2eItN0N3ID/aZXzk5KF8arPExU9kZ2UI/Dp9zMn
Te1zuj7C3m9TDc5tu+EZQ/fKFiL4IVr8UxpXjgKuCvIC+uvWGzQhoDLv9mHfQg+WmwaK82lUaBcw
OuEx0cjl3tLIv0W74votHrvD42Vd7YO9YJJ3/c0+BxMesYlipDwQAIM2THqup4xyJsQl3rPL+jaB
kbTHUe0ljOd51WS4OGeSU8PfhgKzQaj+5ruilVW7R68HrecLYhN/BOd+ddTefcZW0XgnPPtnFkFh
fPSKodz7SwIq4+uT7r2u1x9gmYOjsPP3XMQ7jUm6lHlTWlboYkT7LY57/H6EXoe0+zq4HFI9n6l3
8X4abIO2VDgJA7dqwSi3Z63Sk2aPpE0GZIfC/CuTvHgcdwPifVtjWnOY9W9Nv8fMt2NJx9aBx5n3
FUwfgoKQJj1RjgVQgaBQ0mHeI8DIWukHeuHLG2cOCLSNXMYnNTosCCKT9XylreamUcaYbVPQ8qS5
NmsiUTfEf5X59r8YEEnWvzsXT6tCiYAg7Ga8yQ0l4ywhNPVtIlTd0J7mbuSjWnG1r/KRwcLAPmlF
oC8T0lzcF5FBJEkfpFPAs+DNwuZOaVDDvPxdpayggKsnj72LHMeEts56SdixV/x1Ttx8pS1UuOly
yJsopSQNjfO+KjHrd7791Kibr0krZzgzIeiRIp5jBPKliUQaSlVKAtJgDVRex97ireSaVxKaNIPp
JNlYDog8u82vyr4dtAjWf4Ck651vt6II2zjxsLQYwvW68LN3+nIKqRPY3chblouFUPlIikOFVV9V
poBd2bz814K0WRarJaQUn4faXENrvDDTDmsn5rkkZXg9GL5cp5qgeMqqJuo3Yoc6h+tD1BBBmovz
MDuMXH9po7ZGvixX+IJIo0GIcGWDyU3o1m3Ks9wuPicV1YPi5zB6QIaelo+AB/R95TX5k8SQNL5y
rhm1wJBSGGYbs61eSEsl0jIkomUPkFKzX/oekm3I2+/FbqBenhdq4AysocQ71J3nk/4WohJ87N4K
oY2coZguDK2GYsCt/yCjH8U0Shdz5N7IREAV/u+4gtrqrM9/a0yRoeIcUh8qQCIJyJvEliS5/8BW
lFoizYr2+rjZMzvIbsv67pH5JxPKmInKzv1CYa02usnth5aCGm7W4T0ia7Yo2yd3lvbv+FSXiU4e
mwfkDQoQmm1dZ4NIstGTtzEjSaAMt3vDCkJmzKzmF0nPEPfCf8wCN3c/XxCZkZO0nAQ0F5JTiZdB
kixrffUTAp1tz0s7mT2YH/Fc+YsbL0IpALuzz6Jd8JfseyifAANzDolSb8GruKVqR1ndM0VDrRt8
I0KrFisL1HUuVRjy1n/SJHDz1xDt7fqfbdiGfeDLo1FO3SLVqL/CxE23tp3Iy4cI+JhTyh6MaTrs
1nTs9270iw+05A/IEPkawDMg2FzVureqp6LTK1taX08os+jndT86JUFXxgJKT07cRwjfCwmgExO1
yJGdpyvbJ6H5JLGxIcXPxhtNS44fwv6hTfMaMYNlghCjC+IyUMZVBkevIE65jjqZZkI+0GsfG/sK
wFocUbYvawfcN8RcaNevPkwdp3A+0c8VPLn/f61+zg9TwGCayRWrGU11CllLlt+1M3q3z1HLxoBX
cMKDd2FrGTl2GVYjD+uXd08OpA6BZJx4KWRdJKBkCaAx9Tif4fE5YkqeE40tIbPSP+dqzx8Bdfx8
cOyA7IhGPIpo60n67th0XiokzjwlhXKzM2hSXZjuw/2pzyiURtAghVbxGqT3p1GUH2XdB+y+HwMI
rW7jzUt7VbJ+2jXZGiLE+AO/mFXTWe6DdmaKaWo13+33X/v9VPObFnU0F4N9LSZ+Y15wi+InElx3
8NkgOSOJ7uKmroNbBzYGZ/X8qWaGjeAtw4dgNShgqrEyChaUoSxqd8euYHxgXX8A44TexP7L0bd3
Qij0CzqA5bvCJePdLKvzZmTwKdOaTJRTBSpjPvRqu4kZTj2CIJXq74syZCYEJis5IFWkEnRju53L
4I0URCa5cxHdrTTmhX6yKQAhUV+rnkAVe38kXBFvE7YjjL/DdFpXrHX2RU0wpcFG8gPz9Xc/kIDy
sjyNXtwLNk5Gge92mFd07OLBabFXvSdYr+LsCpz+uA7sUlqeFUAmkAqWlb3oglY6+PLZk4jfJ8n1
n3MA5Re4UY/9h0L77FhFIF0ykI/raQWPxP3TklQFa01rkWfaopYx16sGegW0Cxvzc0EHvIEh1+6L
Xset+1IyWiV2beYHSaJWNJIzAbK5ywDW1j7CrlaqDYxQnaovu03LNX0hDUZWmM+ajmMZkzmDugcM
xv4C3xJ0Ju28HSVJCvoJdDF8Fl51xwEVrTzdmh/Ga0fWz95fLlylB60vQB3rK5juk6JoIPh7PwXW
xF/osGKFchzca33EHrOr4LnRfTD11QWEBcVCdnRpbVwyqj0+ixNjshanA7HjT4AwBFHCgZKT/JJa
R9i4ZfxsCg1VVsc2M3HI6pLP38edgKJF1EuSkqf9ZXVScH5KEoGp0NFUqbs3VErYoyM7DNo3519p
SlXTV1aQ8vXQ1WztIL60XB8QMA/uPnbY+OHaEmYyVjm0sawy8ydLTtU75rb/6/skksv/18rkI/Un
o9vDiuW367FxweNmYraUoN8EcYDqdp/yLJn6qRX7C+Ks/O02FTic91440FR8aaJqdIN4KWXVRWSG
+0T4ewPpkBtQ0/LF9/JtgIUFXR6eLuoQANwDw2JlBTR4+TIU5ki3rmTFV+yvq/L+uchClUWPT4eJ
/I6qGtzHvLLOcKNIiBSJ+4E/moWyOMd21P45uT1TQxyIOWKQjFeOL1Dtw3zKLK+N7JML5kkgUR/d
YiQ6vaJ5gqErFhNJ5QDfyCVq/dwPO56On2ovtlnGfLqkAmr+d1L63wKDuK3p9ie86NmoHrBJsZjf
fwSPWc8fqTsugVoPRx9rFDmAsztCCPS6X8Ovv0EIGINroNRkuNUP2TRlk7sOGtFPZnNXvRMEjY+f
zv4+GVtHYEGV60gli/BDuXjjoJElYulA0jX1T7gNjUDxMhUSJKN7R+LXmq++iSioqyYMvnJWYdIC
7M1bcTBtzOLvVdWwxiA7+DsdSsD3R63rxQFYfFIP2IUoixmIS0aqexS3I9KlflBJ/6n9BWgJhxOy
CkZuVA03jturgbSRlt97CMBWk6g8zE9k5mMCZ17pXQ1emTfR1YiC3D5mEgAP/Fe9qNWp5YQpDL77
yonsazNX1zLczmA0fjtyCTiM4lt72jsR7MOG35w6qzK97xxRFovqRjlCLGfPrwR0k7qBs9ehCQfG
1KVcllbqTGrCQlr8JzyLndkNLNp8JaM8TWo9ahjrNInewV5ceLZAVm/GjHTz4a7jr0DaZOccmzSL
nWIfqRPEM57DUb/yzYSNt+i6Zj4BXLuAr+9NPXsim2154RueADnPG8qzqLCOTLBl4+TGqNI6kOHa
1Vdv+7r8JE/XIrQK5/C4+eT7Wqx2RB1mWIU4gdSGGIIJEPg1E7tR0mctjtxLE9eNbfzsyMwlXHbM
aZOZ30l0g5ngcugqsGZfZ8a6Gk4z1BQtETbAEtpkSrz57xeuYdlaL/V5SAe3ZESKy0uL/jJjItdA
99ygjf2Ah7VTFJHdJT8khBBogOB34M+TOmvSCKMqjRDaWHrSTuqCQwszBzwqpfrfKdVAYkyBxh0H
7/eq4qffNfQnHtPjeAJb6Jf1GxsVLgiSpVCsTDB6+mXqyHBcrUW3Mdi+IYccaDYhhLFlcyg/Vglj
/iqrH+PdeDwrsi7gqUrtel+cf7NZdetWsXxYDFLUR5DNQtFJ77W+uYzQ2gluruqlB4x6VzoKaXJ1
K2LOKbJnMHo/UX5n/B2zS/Rc2ztsAgWqSx8QeBMa6kfVYErFfnmRhWi1N6YvphgtoVADoU6s0Tj7
Lfq8SK2H5ijeBySa+kjiiOVX32Vn8zMBFZYOCFCi0x6g1qEMq/1rtsXjPad+TG7BoH0ORlifiTKN
jvvfTgP1hHt7W8HY+VA55jShBEeaJ1e0IUcTK3HxbgIsusPenNVHy+SvtI1gFG1t64nXWOpK4HPi
L6hRCgKrqw5PplQz2p5zNor8JltexLMqlo0YCTJ67v++fyOQyCBzlmBmpMPEebbUaHPTtt+ywq9N
DXT8mv8vCFGcdfevMXeKZfgAOqOZzFPCdbz7c9SwHfodUG9Ryu7besXSp7Vb0WESdfdwn16CdapJ
l9vk41Vvwm/SjeAcftSnwqtajEI/Zve31BJoPn6Fx+s5hyvy5DMzw3UZgzWPhQxmp0dlGwcFvtw/
RdgoaxBC3nNRFRWom8nUq37h8fMq/9WFyQvFs1MJA8WnptuFBUth9ptfYvrT5atfrNwu1GtBe46l
Uo+8Wl1Sc5K84Tt2i8PiCt0xzHJf3SUqncA7bTFs5R5wuGoNpMFRJSfxgs7s+02pbHCzAXMRKTVy
yHSU6i/Q7N/1BWZn70dEbXzsOX0uv5BGt0PQ81tIFGUR/VJrdxCHZUTnbkGePo+zKN9T0cl5ozGK
JETw6HWUfPMzINW6xzxetp1/WAv5xdEKj66jFCd51x2nXRrfkg4zRRPVWMi3Ha5PFbMJMf31T4Ox
rp8ViSBaRPXe20GyN40HW36ZHnXENWDfd0PXrRQ5y09yBN7uLrlnBf4eHbqJIliFMJZ8E3jI22DU
FJfBIsurHmKNsQPB05Sk4dGtZV6Ezm7Cdv/F8OAoGUnmwNIp+ILldcgQpq3ExsTSpwdo7L87WMOv
c9DYE1sRg1JW29PC0tZU5DsqNpV8hSo/gVj8UB0launSnyVmQruygcllOkhBPb44L/N8+gGbTImJ
57GzXjg8SCUd5avO68Re4QGM0eYMmggbiDAgOVZNJMy5CWciNkq5itK7VUCx/nWSZ3fp2N+Xd4At
KELDpT92U5K2X8HyLIXBsCjuPHkEQm72SxapYCT9NAFJkeJIUvhsha8XZC3Mmz2yzCzuenxOGbs8
yMxGZMy/5EdKTqgvnuAHo+X3/Du3Df1VgjsPahsPZf8MinntzOwF89xTiW/ksoeT6KXQO+dv3wrE
EtO4AF+gUxzyrjtqIUJBtpiLiM8tRJKtqd14IiwtinSLyh1VY0NjDXQJqYxr3EjFVoXm3OWJXzdI
DKZ4WghJ2TD/0Vy5baEH7hsVTRowwbnPBEE/8HPD4anbO6TnCrgGwcVbb8Q3yKg3WhJKXUNHYsAV
z0PCPgnsLuvJOpM3VDrAMpDcLAZnMs5t8VsPU2+jd9K4OEEZIK+aO8TkFoIKa6LV0UTWHVd/w0hL
3XCqf/2FuIriUEJyzirSetmNDtqHmCZw6kXqKYd+FU/oOZBQuS3bW7KcPWaR06fgeZX10zZPgcD4
sglAek5FeIoOYX4g529l1yMkiwZolCWFi74ikyvuJuH3xK6H1A4vtp+ragOIH77JEBdl9jUuromd
of/t8S+OZLDNd5sAsSWStguZKHZqcEK6yJhmJUd1mG6ESnqbcgAGG8QmT21By+C+39amBabDk8je
wKhMiIOFpiZfomN1X6k/ryqLHM3Afo8BPYt3vSWXJ8VuWg+c5EJ/aJwoHWOFxUY0BTCtaSxbUteJ
LCuNQbLzgEY42w2t1FXihG+fDCecTSApcciGx5osQ3zvR4d4YtQyq0UVSO1O0pGEM/3cbZBbZyAy
34B4D21xipgil8tIwyXwaAhXQ9s2GLfm6EnY6pHt1N8piz5nNWTkZm7cBoK5itc+dJnJdbz1Rs7U
LkyTbzeFG8Je1XVJSLEnZv0VA4CAebDUtiDBRCk3PovIZoPXgxi6Suzb1vjGy0fI/y4fJBpvTHb5
j0pBx6Gjus/xCI9ZgJ5y3N/0vFlT77SUidwo/qOJBJeplQuLCRCLI1rE7wepX3Ga+bC7UlUMdtm9
T8gjKYeoL7BTnEo/iiWyCTqzILKQw8pw3ud80S4Omq/tmnJyIVFdb+LPNrkf+qf/1NEguw5DJHXg
kNEjMzi3QhIXldC/1cIeCYuDfcYzco5rWE9TrBOButF3Dwp2//WHqIM3JrATi+yX5tWVYr0HpNaO
6d9dvFxCS22WEW+1VFBjvUcRrqccNh9XLrqa/vXh45PBJwFKq/VOrN6c3f8IBwwYg3Q5kqXXZbkr
ph7ub7lPSIY0fTW94f+q4/7jSW5WtTWrm+rL/ODXG3v2KCm4Ya/shMKpXr0/r4CTTo9xdA0GO0bv
qepjKmcCscLbU1jf4qHf2lN8qo0vEvAyWcXzSaaXZS9UPNmLK6hWoqn+85FtiBh+GxixrAObP6ib
4n2H8qJqqtvf2LaDTtp06qhbnzAg40VQEqtKLV7wnTGQ7mOEtHD/K2e8C0eMJDzwG2IkvAT4iRoE
edVFivOEURH//7vLKrq5F5tX8driNa1DyI6iHeKzdeNDOKoG70eVaM1Hf7VJD4+vVCaVV6+gsNQA
iXjjG53ebslog/FYeoA3TnyZWqipRqOCAZ7m1ajp1djsv3ojppMYz2vc5GnKk9qEGLQAnBQsHwH3
zhcIsahFT4KRM+9ohQYMGP5w0ROL3YrSmreXzVa+QPEXO+XiVLO7Vh+iK5TsKKoxP9SxmUe40S9G
4FXrG7D/2z1mxgiGzlec5CO7TTaZJh809OaOek5YxX0bJMOca2ay3fCORmSSp1jj9sHrIxJ1lTbe
Q+bIXPb739mTbbELcgvWN0eTju6TCmVRYoqYfEdhejc2Ayx60ecSpe4o1j+UdVWwrHb29xax/lkC
ffSCOAIPTflTwqWCCdU9mKfu2hSx2aMKI/u2IH+XhQF9YJ1X78T8KWgkH3h8g822JjxtKP1gdxoZ
5Kn65XuDRlaA2aCSGtt9v5it3PCB8KeruCj5NawzWCUmBzp9/mUuZltpFT2wC/cwdlz5xe4lciqM
yjFtPqQhb1/izcC44mMC1wShESmlYlE0Y7s4vIxOi3/9pyOdG5jYO8ErBBh1/6IZWbdB1Bag3lS3
8bdwK8g4QirMlG6vlC0ifRKS7b04Xfa32+mDT6/JaGYHkxVsSWxXWWNgQKxJs78cv6WP9Tbk4UJC
8EBCpHc41BgLd570ob1t8O5ezO/dS8bFJIXSFyk6tM+sQPSbVADkGkV07eByxE31CO4MLEOOVX+m
sRRv
`pragma protect end_protected

View File

@ -1,189 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\ALU.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\BinaryToBCD.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\addition.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\arithmeticUnit.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\dabble.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fulladder.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\fullsubtraction.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfadder.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\halfsubtraction.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\logicUnit.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\multiplier.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\opCode.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\selector.v<br>
\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\subtraction.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 20 17:48:06 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>bttn</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.312s, Peak memory usage = 441.031MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 441.031MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 441.031MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 3s, Peak memory usage = 441.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 441.031MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 441.031MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 3s, Peak memory usage = 441.031MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>89</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>141(141 LUT, 0 ALU) / 20736</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>

View File

@ -1,56 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
<th class="label">ROM16 NUMBER</th>
</tr>
<tr>
<td class="label">bttn (//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">13</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--s1
(//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">128</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>

View File

@ -1,4 +0,0 @@
<?xml version="1.0" encoding="UTF-8"?>
<Module name="bttn" Lut="13" T_Lut="141(13)">
<SubModule name="s1" Lut="128" T_Lut="128(128)"/>
</Module>

Binary file not shown.

Binary file not shown.

Binary file not shown.

File diff suppressed because it is too large Load Diff

View File

@ -1,29 +0,0 @@
Reading netlist file: "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg"
Parsing netlist file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg" completed
Processing netlist completed
Reading constraint file: "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\bttn.power.html" completed
Generate file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\bttn.pin.html" completed
Generate file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\bttn.rpt.html" completed
Generate file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\bttn.rpt.txt" completed
Generate file "\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\bttn.tr.html" completed
Mon Jan 20 17:48:16 2025

File diff suppressed because it is too large Load Diff

View File

@ -1,269 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label { min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 20 17:48:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>124.522</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>121.169</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>3.353</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>28.987</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>32.020</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>81.013</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>0.552</td>
<td>69.981</td>
<td>70.533</td>
</tr>
<tr>
<td>VCCX</td>
<td>3.300</td>
<td>0.552</td>
<td>15.000</td>
<td>51.322</td>
</tr>
<tr>
<td>VCCIO18</td>
<td>1.800</td>
<td>0.544</td>
<td>0.938</td>
<td>2.668</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>IO</td>
<td>8.544
<td>5.191
<td>6.250
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>bttn</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>bttn/s1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>

File diff suppressed because it is too large Load Diff

View File

@ -1,366 +0,0 @@
//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
1. PnR Messages
<Report Title>: PnR Report
<Design File>: \\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg
<Physical Constraints File>: \\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9.03 Education (64-bit)
<Part Number>: GW2A-LV18PG256C8/I7
<Device>: GW2A-18
<Device Version>: C
<Created Time>:Mon Jan 20 17:48:15 2025
2. PnR Details
Running placement:
Placement Phase 0: CPU time = 0h 0m 0.024s, Elapsed time = 0h 0m 0.024s
Placement Phase 1: CPU time = 0h 0m 0.348s, Elapsed time = 0h 0m 0.348s
Placement Phase 2: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.009s
Placement Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
Total Placement: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
Running routing:
Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
Routing Phase 1: CPU time = 0h 0m 0.173s, Elapsed time = 0h 0m 0.173s
Routing Phase 2: CPU time = 0h 0m 0.232s, Elapsed time = 0h 0m 0.231s
Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
Total Routing: CPU time = 0h 0m 0.405s, Elapsed time = 0h 0m 0.404s
Generate output files:
CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s
Total Time and Memory Usage: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 443MB
3. Resource Usage Summary
----------------------------------------------------------
Resources | Usage
----------------------------------------------------------
Logic | 141/20736 <1%
--LUT,ALU,ROM16 | 141(141 LUT, 0 ALU, 0 ROM16)
--SSRAM(RAM16) | 0
Register | 0/16173 0%
--Logic Register as Latch | 0/15552 0%
--Logic Register as FF | 0/15552 0%
--I/O Register as Latch | 0/621 0%
--I/O Register as FF | 0/621 0%
CLS | 75/10368 <1%
I/O Port | 28
I/O Buf | 28
--Input Buf | 14
--Output Buf | 14
--Inout Buf | 0
IOLOGIC | 0%
BSRAM | 0%
DSP | 0%
PLL | 0/4 0%
DCS | 0/8 0%
DQCE | 0/24 0%
OSC | 0/1 0%
CLKDIV | 0/8 0%
DLLDLY | 0/8 0%
DQS | 0/9 0%
DHCEN | 0/16 0%
==========================================================
4. I/O Bank Usage Summary
-----------------------
I/O Bank | Usage
-----------------------
bank 0 | 1/29(3%)
bank 1 | 5/20(25%)
bank 2 | 2/20(10%)
bank 3 | 8/32(25%)
bank 4 | 2/36(5%)
bank 5 | 0/36(0%)
bank 6 | 2/18(11%)
bank 7 | 8/16(50%)
=======================
5. Global Clock Usage Summary
-------------------------------
Global Clock | Usage
-------------------------------
PRIMARY | 0/8(0%)
LW | 0/8(0%)
GCLK_PIN | 1/8(13%)
PLL | 0/4(0%)
CLKDIV | 0/8(0%)
DLLDLY | 0/8(0%)
===============================
6. Global Clock Signals
-------------------------------------------
Signal | Global Clock | Location
-------------------------------------------
===========================================
7. Pinout by Port Name
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name | Diff Pair | Loc./Bank | Constraint | Dir. | Site | IO Type | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref | Single Resistor | Diff Resistor | BankVccio
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
A[0] | | A11/7 | Y | in | IOL15[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
A[1] | | N6/3 | Y | in | IOR51[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
A[2] | | E15/1 | Y | in | IOT44[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | NA | NA | 1.8
A[3] | | L9/3 | Y | in | IOR40[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
B[0] | | B11/7 | Y | in | IOL13[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
B[1] | | D11/7 | Y | in | IOL22[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
B[2] | | N7/3 | Y | in | IOR47[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
B[3] | | N8/3 | Y | in | IOR40[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
opCodeA[0] | | T5/4 | Y | in | IOB54[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
opCodeA[1] | | T4/4 | Y | in | IOB45[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
opCodeA[2] | | E8/6 | Y | in | IOL45[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
select[0] | | A15/7 | Y | in | IOL2[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
select[1] | | A14/7 | Y | in | IOL8[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
Cin | | E9/6 | Y | in | IOL38[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
leds[0] | | L16/1 | Y | out | IOT34[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
leds[1] | | L14/1 | Y | out | IOT34[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
Y[0] | | P6/3 | Y | out | IOR53[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[1] | | T7/3 | Y | out | IOR29[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[2] | | P8/3 | Y | out | IOR42[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[3] | | P9/3 | Y | out | IOR38[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[4] | | T11/2 | Y | out | IOR24[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[5] | | T12/2 | Y | out | IOR17[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[6] | | M14/1 | Y | out | IOT40[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
Y[7] | | J14/0 | Y | out | IOT22[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
Y[8] | | D14/1 | Y | out | IOT44[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
Y[9] | | B14/7 | Y | out | IOL2[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[10] | | B13/7 | Y | out | IOL8[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
Y[11] | | B12/7 | Y | out | IOL7[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
===================================================================================================================================================================================================================
8. All Package Pins
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal | Dir. | Site | IO Type | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref | Single Resistor | Diff Resistor | Bank Vccio
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
L15/0 | - | in | IOT2[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D16/0 | - | in | IOT4[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E14/0 | - | in | IOT4[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C16/0 | - | in | IOT5[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D15/0 | - | in | IOT5[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E16/0 | - | in | IOT6[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F15/0 | - | in | IOT6[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F13/0 | - | in | IOT8[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G12/0 | - | in | IOT8[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F14/0 | - | in | IOT9[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F16/0 | - | in | IOT9[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F12/0 | - | in | IOT12[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G13/0 | - | in | IOT12[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G15/0 | - | in | IOT13[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G14/0 | - | in | IOT13[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G11/0 | - | in | IOT14[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H12/0 | - | in | IOT14[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G16/0 | - | in | IOT16[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H15/0 | - | in | IOT16[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H13/0 | - | in | IOT18[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J12/0 | - | in | IOT18[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H14/0 | - | in | IOT20[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H16/0 | - | in | IOT20[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J16/0 | - | in | IOT22[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J14/0 | Y[7] | out | IOT22[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
J15/0 | - | in | IOT24[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K16/0 | - | in | IOT24[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H11/0 | - | in | IOT27[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J13/0 | - | in | IOT27[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K14/1 | - | in | IOT30[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K15/1 | - | in | IOT30[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J11/1 | - | in | IOT32[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L12/1 | - | in | IOT32[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L16/1 | leds[0] | out | IOT34[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
L14/1 | leds[1] | out | IOT34[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
K13/1 | - | in | IOT36[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K12/1 | - | in | IOT36[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K11/1 | - | in | IOT38[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L13/1 | - | in | IOT38[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M14/1 | Y[6] | out | IOT40[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
M15/1 | - | in | IOT40[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D14/1 | Y[8] | out | IOT44[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | NA | NA | 1.8
E15/1 | A[2] | in | IOT44[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | NA | NA | 1.8
N15/1 | - | in | IOT48[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P16/1 | - | in | IOT48[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N16/1 | - | in | IOT52[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N14/1 | - | in | IOT52[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P15/1 | - | in | IOT54[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R16/1 | - | in | IOT54[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
A4/5 | - | in | IOB2[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C5/5 | - | in | IOB2[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D6/5 | - | in | IOB3[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E7/5 | - | in | IOB3[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A3/5 | - | in | IOB4[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B4/5 | - | in | IOB4[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A5/5 | - | in | IOB7[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B6/5 | - | in | IOB7[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B1/5 | - | in | IOB8[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C2/5 | - | in | IOB8[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D3/5 | - | in | IOB9[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D1/5 | - | in | IOB9[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E2/5 | - | in | IOB12[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E3/5 | - | in | IOB12[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B3/5 | - | in | IOB13[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A2/5 | - | in | IOB13[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C1/5 | - | in | IOB14[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D2/5 | - | in | IOB14[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E1/5 | - | in | IOB16[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F2/5 | - | in | IOB16[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F4/5 | - | in | IOB18[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G6/5 | - | in | IOB18[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F3/5 | - | in | IOB19[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F1/5 | - | in | IOB19[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G5/5 | - | in | IOB20[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G4/5 | - | in | IOB20[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G2/5 | - | in | IOB21[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G3/5 | - | in | IOB21[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F5/5 | - | in | IOB22[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H6/5 | - | in | IOB22[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
G1/5 | - | in | IOB24[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H2/5 | - | in | IOB24[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H4/5 | - | in | IOB26[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J6/5 | - | in | IOB26[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J1/5 | - | in | IOB27[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J3/5 | - | in | IOB27[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L2/4 | - | in | IOB30[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M1/4 | - | in | IOB30[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H3/4 | - | in | IOB32[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H1/4 | - | in | IOB32[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J2/4 | - | in | IOB34[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K1/4 | - | in | IOB34[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
H5/4 | - | in | IOB35[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J4/4 | - | in | IOB35[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K3/4 | - | in | IOB36[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K2/4 | - | in | IOB36[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
J5/4 | - | in | IOB37[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K6/4 | - | in | IOB37[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L1/4 | - | in | IOB38[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L3/4 | - | in | IOB38[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K4/4 | - | in | IOB39[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L5/4 | - | in | IOB39[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
K5/4 | - | in | IOB40[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L4/4 | - | in | IOB40[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N2/4 | - | in | IOB41[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P1/4 | - | in | IOB41[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M3/4 | - | in | IOB42[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N1/4 | - | in | IOB42[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M2/4 | - | in | IOB43[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N3/4 | - | in | IOB43[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R1/4 | - | in | IOB44[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P2/4 | - | in | IOB44[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P4/4 | - | in | IOB45[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T4/4 | opCodeA[1] | in | IOB45[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R3/4 | - | in | IOB48[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T2/4 | - | in | IOB48[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P5/4 | - | in | IOB50[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R5/4 | - | in | IOB50[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R4/4 | - | in | IOB52[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T3/4 | - | in | IOB52[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R6/4 | - | in | IOB54[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T5/4 | opCodeA[0] | in | IOB54[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
B14/7 | Y[9] | out | IOL2[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
A15/7 | select[0] | in | IOL2[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
C12/7 | - | in | IOL7[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B12/7 | Y[11] | out | IOL7[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
B13/7 | Y[10] | out | IOL8[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
A14/7 | select[1] | in | IOL8[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
F10/7 | - | in | IOL11[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B11/7 | B[0] | in | IOL13[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
A12/7 | - | in | IOL13[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A11/7 | A[0] | in | IOL15[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
C11/7 | - | in | IOL15[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D10/7 | - | in | IOL17[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E10/7 | - | in | IOL17[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D11/7 | B[1] | in | IOL22[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
A9/7 | - | in | IOL27[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C9/7 | - | in | IOL27[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C8/6 | - | in | IOL29[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A8/6 | - | in | IOL29[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F9/6 | - | in | IOL31[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E11/6 | - | in | IOL31[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B9/6 | - | in | IOL33[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A10/6 | - | in | IOL33[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F8/6 | - | in | IOL35[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D9/6 | - | in | IOL35[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D8/6 | - | in | IOL38[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E9/6 | Cin | in | IOL38[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
B7/6 | - | in | IOL40[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C7/6 | - | in | IOL40[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
F7/6 | - | in | IOL45[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E8/6 | opCodeA[2] | in | IOL45[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | OFF | NA | 1.8
C4/6 | - | in | IOL47[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B5/6 | - | in | IOL47[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
E6/6 | - | in | IOL53[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
D7/6 | - | in | IOL53[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
T15/2 | - | in | IOR7[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R14/2 | - | in | IOR7[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P12/2 | - | in | IOR8[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T13/2 | - | in | IOR8[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R12/2 | - | in | IOR11[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P13/2 | - | in | IOR11[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R11/2 | - | in | IOR17[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T12/2 | Y[5] | out | IOR17[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
R13/2 | - | in | IOR20[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T14/2 | - | in | IOR20[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M10/2 | - | in | IOR22[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N11/2 | - | in | IOR22[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T11/2 | Y[4] | out | IOR24[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
P11/2 | - | in | IOR24[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C6/2 | - | out | IOR25[A] | LVCMOS18 | 8 | UP | NA | NA | OFF | NA | NA | NA | 1.8
B8/2 | - | in | IOR25[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A7/2 | - | in | IOR26[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A6/2 | - | in | IOR26[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N10/2 | - | in | IOR27[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M11/2 | - | in | IOR27[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T7/3 | Y[1] | out | IOR29[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
R8/3 | - | in | IOR29[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M16/3 | - | in | IOR30[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B16/3 | - | in | IOR30[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C15/3 | - | in | IOR31[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
B10/3 | - | in | IOR31[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
A13/3 | - | in | IOR32[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
C13/3 | - | in | IOR32[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P10/3 | - | in | IOR33[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R10/3 | - | in | IOR33[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M9/3 | - | in | IOR34[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L10/3 | - | in | IOR34[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
R9/3 | - | in | IOR35[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T10/3 | - | in | IOR35[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M8/3 | - | in | IOR36[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N9/3 | - | in | IOR36[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
T9/3 | - | in | IOR38[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P9/3 | Y[3] | out | IOR38[B] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
C10/3 | - | in | IOR39[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N8/3 | B[3] | in | IOR40[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
L9/3 | A[3] | in | IOR40[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
P8/3 | Y[2] | out | IOR42[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
T8/3 | - | in | IOR42[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M6/3 | - | in | IOR44[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
L8/3 | - | in | IOR44[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
M7/3 | - | in | IOR47[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N7/3 | B[2] | in | IOR47[B] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
R7/3 | - | in | IOR49[A] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
P7/3 | - | in | IOR49[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
N6/3 | A[1] | in | IOR51[A] | LVCMOS18 | NA | NONE | ON | NONE | NA | NA | OFF | NA | 1.8
P6/3 | Y[0] | out | IOR53[A] | LVCMOS18 | 8 | NONE | NA | NA | OFF | NA | OFF | NA | 1.8
T6/3 | - | in | IOR53[B] | LVCMOS18 | NA | UP | ON | NONE | NA | NA | NA | NA | 1.8
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
========================================================================================================================================================================================

View File

@ -1,10 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
</head>
<frameset cols="20%, 80%">
<frame src="bttn_tr_cata.html" name="cataFrame" />
<frame src="bttn_tr_content.html" name="mainFrame"/>
</frameset>
</html>

View File

@ -1,132 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Report Navigation</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#catalog_wrapper { width: 100%; }
div#catalog ul { list-style: none; margin-left: -15px; }
div#catalog ul li { margin: 3px 0 3px 0; text-align: left; color: #0084ff; white-space: nowrap; word-break: keep-all; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 4px; margin: 0 0 0 0; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
div.triangle_fake, div.triangle { display: inline-block; cursor: pointer; width: 8px; height: 0; border-top: 5px solid transparent; border-bottom: 5px solid transparent; }
div.triangle_fake { border-left: 5px solid transparent; }
div.triangle { border-left: 5px solid #0084ff; }
div.triangle:hover { border-left-color: #000; }
</style>
<script>
function onClick(obj){var childs=obj.parentNode.childNodes;for(var i=0;i<childs.length;i++){if(childs[i].tagName=="UL"){if(childs[i].style.display=="none"){childs[i].style.display="block"}else{childs[i].style.display="none"}}}};
</script>
</head>
<body>
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<!-- messages begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Message" target="mainFrame" style=" font-size: 16px;">Timing Messages</a></li>
<!-- messages end-->
<!-- summaries begin-->
<li><div class="triangle" onclick="onClick(this)"></div><a href="bttn_tr_content.html#Summary" style=" font-size: 16px;" target="mainFrame">Timing Summaries</a>
<ul>
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#STA_Tool_Run_Summary" style=" font-size: 14px;" target="mainFrame">STA Tool Run Summary</a></li>
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Clock_Report" style=" font-size: 14px;" target="mainFrame">Clock Summary</a></li>
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Max_Frequency_Report" style=" font-size: 14px;" target="mainFrame">Max Frequency Summary</a></li>
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Total_Negative_Slack_Report" style=" font-size: 14px;" target="mainFrame">Total Negative Slack Summary</a></li>
</ul>
</li>
<!-- summaries end-->
<!-- details begin-->
<li><div class="triangle" onclick="onClick(this)"></div><a href="bttn_tr_content.html#Detail" style=" font-size: 16px;" target="mainFrame">Timing Details</a>
<ul>
<!--All_Path_Slack_Table begin-->
<li><div class="triangle" onclick="onClick(this)"></div><a href="bttn_tr_content.html#All_Path_Slack_Table" style=" font-size: 14px;" target="mainFrame">Path Slacks Table</a>
<ul>
<!--Setup_Slack_Table begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Setup_Slack_Table" style=" font-size: 13px;" target="mainFrame">Setup Paths Table</a>
</li>
<!--Setup_Slack_Table end-->
<!--Hold_Slack_Table begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Hold_Slack_Table" style=" font-size: 13px;" target="mainFrame">Hold Paths Table</a>
</li>
<!--Hold_Slack_Table end-->
<!--Recovery_Slack_Table begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Recovery_Slack_Table" style=" font-size: 13px;" target="mainFrame">Recovery Paths Table</a>
</li>
<!--Recovery_Slack_Table end-->
<!--Removal_Slack_Table begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Removal_Slack_Table" style=" font-size: 13px;" target="mainFrame">Removal Paths Table</a>
</li>
<!--Removal_Slack_Table end-->
</ul>
</li><!--All_Path_Slack_Table end-->
<!--MIN_PULSE_WIDTH_TABLE begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#MIN_PULSE_WIDTH_TABLE" style=" font-size: 14px;" target="mainFrame">Minimum Pulse Width Table</a>
</li>
<!--MIN_PULSE_WIDTH_TABLE end-->
<!--Timing_Report_by_Analysis_Type begin-->
<li><div class="triangle" onclick="onClick(this)"></div><a href="bttn_tr_content.html#Timing_Report_by_Analysis_Type" style=" font-size: 14px;" target="mainFrame">Timing Report By Analysis Type</a>
<ul>
<!--Setup_Analysis begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Setup_Analysis" style=" font-size: 13px;" target="mainFrame">Setup Analysis Report</a>
</li>
<!--Setup_Analysis end-->
<!--Hold_Analysis begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Hold_Analysis" style=" font-size: 13px;" target="mainFrame">Hold Analysis Report</a>
</li>
<!--Hold_Analysis end-->
<!--Recovery_Analysis begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Recovery_Analysis" style=" font-size: 13px;" target="mainFrame">Recovery Analysis Report</a>
</li>
<!--Recovery_Analysis end-->
<!--Removal_Analysis begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Removal_Analysis" style=" font-size: 13px;" target="mainFrame">Removal Analysis Report</a>
</li>
<!--Removal_Analysis end-->
</ul>
</li>
<!--Timing_Report_by_Analysis_Type end-->
<!--Minimum_Pulse_Width_Report begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Minimum_Pulse_Width_Report" style=" font-size: 14px;" target="mainFrame">Minimum Pulse Width Report</a>
</li>
<!--Minimum_Pulse_Width_Report end-->
<!--High_Fanout_Nets_Report begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#High_Fanout_Nets_Report" style=" font-size: 14px;" target="mainFrame">High Fanout Nets Report</a></li>
<!--High_Fanout_Nets_Report end-->
<!--Route_Congestions_Report begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Route_Congestions_Report" style=" font-size: 14px;" target="mainFrame">Route Congestions Report</a></li>
<!--Route_Congestions_Report end-->
<!--Timing_Exceptions_Report begin-->
<li><div class="triangle" onclick="onClick(this)"></div><a href="bttn_tr_content.html#Timing_Exceptions_Report" style=" font-size: 14px;" target="mainFrame">Timing Exceptions Report</a>
<ul>
<!--Setup_Analysis_Exceptions begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Setup_Analysis_Exceptions" style=" font-size: 13px;" target="mainFrame">Setup Analysis Report</a>
</li>
<!--Setup_Analysis_Exceptions end-->
<!--Hold_Analysis_Exceptions begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Hold_Analysis_Exceptions" style=" font-size: 13px;" target="mainFrame">Hold Analysis Report</a>
</li>
<!--Hold_Analysis_Exceptions end-->
<!--Recovery_Analysis_Exceptions begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#Recovery_Analysis_Exceptions" style=" font-size: 13px;" target="mainFrame">Recovery Analysis Report</a>
</li>
<!--Recovery_Analysis_Exceptions end-->
<!--Removal_Analysis_Exceptions begin-->
<li><div class="triangle_fake" onclick="onClick(this)"></div><a href="bttn_tr_content.html#Removal_Analysis_Exceptions" style=" font-size: 13px;" target="mainFrame">Removal Analysis Report</a>
</li>
<!--Removal_Analysis_Exceptions end-->
</ul>
</li>
<!--Timing_Exceptions_Report end-->
<!--SDC_Report begin-->
<li><div class="triangle_fake"></div><a href="bttn_tr_content.html#SDC_Report" style=" font-size: 14px;" target="mainFrame">Timing Constraints Report</a></li>
<!--SDC_Report end-->
</ul>
</li>
<!-- details end-->
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
</body>
</html>

View File

@ -1,257 +0,0 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label { min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>\\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 20 17:48:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>158</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h4>No setup paths to report!</h4>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h4>No hold paths to report!</h4>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h4>Nothing to report!</h4>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C30</td>
<td>43.06%</td>
</tr>
<tr>
<td>R29C29</td>
<td>43.06%</td>
</tr>
<tr>
<td>R27C29</td>
<td>40.28%</td>
</tr>
<tr>
<td>R26C29</td>
<td>33.33%</td>
</tr>
<tr>
<td>R26C30</td>
<td>31.94%</td>
</tr>
<tr>
<td>R29C28</td>
<td>30.56%</td>
</tr>
<tr>
<td>R29C30</td>
<td>29.17%</td>
</tr>
<tr>
<td>R27C28</td>
<td>26.39%</td>
</tr>
<tr>
<td>R27C31</td>
<td>25.00%</td>
</tr>
<tr>
<td>R26C28</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>

View File

@ -1,13 +0,0 @@
-d \\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\gwsynthesis\bttn.vg
-p GW2A-18C-PBGA256-8
-pn GW2A-LV18PG256C8/I7
-cst \\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\src\bttn.cst
-cfg \\wsl.localhost\Debian\home\koray\code\verilog\gowin\bttn\impl\pnr\device.cfg
-bit
-tr
-ph
-timing
-cst_error
-correct_hold 1
-route_maxfan 23
-global_freq 100.000

View File

@ -1,21 +0,0 @@
set JTAG regular_io = false
set SSPI regular_io = false
set MSPI regular_io = false
set READY regular_io = false
set DONE regular_io = false
set I2C regular_io = false
set RECONFIG_N regular_io = false
set CRC_check = true
set compress = false
set encryption = false
set security_bit_enable = true
set bsram_init_fuse_print = true
set background_programming = off
set secure_mode = false
set program_done_bypass = false
set wake_up = 0
set format = binary
set power_on_reset_monitor = true
set multiboot_spi_flash_address = 0x00000000
set vccx = 3.3
set unused_pin = default

View File

@ -1,143 +1,148 @@
[
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/bttn.v",
"InstLine" : 1,
"InstName" : "bttn",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/bttn.v",
"ModuleLine" : 1,
"ModuleName" : "bttn",
"SubInsts" : [
{
<<<<<<< HEAD
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v",
"InstLine" : 11,
=======
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/bttn.v",
"InstLine" : 10,
>>>>>>> 15916a2c534beff06a16239dd4912b40b7f837b6
"InstName" : "a1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"ModuleLine" : 1,
"ModuleName" : "ALU",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"InstLine" : 18,
"InstName" : "opCd",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/opCode.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/opCode.v",
"ModuleLine" : 1,
"ModuleName" : "opCode"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"InstLine" : 20,
"InstName" : "aU",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"ModuleLine" : 1,
"ModuleName" : "arithmeticUnit",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"InstLine" : 13,
"InstName" : "a1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"ModuleLine" : 1,
"ModuleName" : "addition",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 11,
"InstName" : "f0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 12,
"InstName" : "f1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 13,
"InstName" : "f2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 14,
"InstName" : "f3",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
@ -146,112 +151,112 @@
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"InstLine" : 14,
"InstName" : "s1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"ModuleLine" : 1,
"ModuleName" : "subtraction",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"InstLine" : 11,
"InstName" : "f0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "fullsubtraction",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 8,
"InstName" : "hf1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 9,
"InstName" : "hf2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"InstLine" : 12,
"InstName" : "f1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "fullsubtraction",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 8,
"InstName" : "hf1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 9,
"InstName" : "hf2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"InstLine" : 13,
"InstName" : "f2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "fullsubtraction",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 8,
"InstName" : "hf1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 9,
"InstName" : "hf2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"InstLine" : 14,
"InstName" : "f3",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "fullsubtraction",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 8,
"InstName" : "hf1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"InstLine" : 9,
"InstName" : "hf2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"ModuleLine" : 1,
"ModuleName" : "halfsubtraction"
}
@ -262,128 +267,128 @@
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"InstLine" : 21,
"InstName" : "lU",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/logicUnit.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/logicUnit.v",
"ModuleLine" : 1,
"ModuleName" : "logicUnit"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"InstLine" : 22,
"InstName" : "mU",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/multiplier.v",
"ModuleLine" : 1,
"ModuleName" : "multiplier",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/multiplier.v",
"InstLine" : 26,
"InstName" : "add0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"ModuleLine" : 1,
"ModuleName" : "addition",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 11,
"InstName" : "f0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 12,
"InstName" : "f1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 13,
"InstName" : "f2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 14,
"InstName" : "f3",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
@ -392,112 +397,112 @@
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/multiplier.v",
"InstLine" : 42,
"InstName" : "add1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"ModuleLine" : 1,
"ModuleName" : "addition",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 11,
"InstName" : "f0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 12,
"InstName" : "f1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 13,
"InstName" : "f2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 14,
"InstName" : "f3",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
@ -506,112 +511,112 @@
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/multiplier.v",
"InstLine" : 58,
"InstName" : "add2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"ModuleLine" : 1,
"ModuleName" : "addition",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 11,
"InstName" : "f0",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 12,
"InstName" : "f1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 13,
"InstName" : "f2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"InstLine" : 14,
"InstName" : "f3",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"ModuleLine" : 1,
"ModuleName" : "fulladder",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 8,
"InstName" : "h1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"InstLine" : 9,
"InstName" : "h2",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"ModuleLine" : 1,
"ModuleName" : "halfadder"
}
@ -622,66 +627,66 @@
]
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"InstLine" : 76,
"InstName" : "btod1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"ModuleLine" : 1,
"ModuleName" : "BinaryToBCD",
"SubInsts" : [
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 14,
"InstName" : "d1t",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 23,
"InstName" : "d2u",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 32,
"InstName" : "d3v",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 41,
"InstName" : "d4w",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 50,
"InstName" : "d5x",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 59,
"InstName" : "d6y",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
},
{
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"InstLine" : 68,
"InstName" : "d7z",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"ModuleLine" : 1,
"ModuleName" : "dabble"
}
@ -690,10 +695,15 @@
]
},
{
<<<<<<< HEAD
"InstFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v",
"InstLine" : 12,
=======
"InstFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/bttn.v",
"InstLine" : 11,
>>>>>>> 15916a2c534beff06a16239dd4912b40b7f837b6
"InstName" : "s1",
"ModuleFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/selector.v",
"ModuleFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/selector.v",
"ModuleLine" : 1,
"ModuleName" : "selector"
}

View File

@ -2,63 +2,63 @@
"Device" : "GW2A-18C",
"Files" : [
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/ALU.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/ALU.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/BinaryToBCD.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/addition.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/addition.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/arithmeticUnit.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/bttn.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/bttn.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/dabble.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/dabble.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fulladder.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fulladder.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/fullsubtraction.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfadder.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfadder.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/halfsubtraction.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/logicUnit.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/logicUnit.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/multiplier.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/multiplier.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/opCode.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/opCode.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/selector.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/selector.v",
"Type" : "verilog"
},
{
"Path" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/src/subtraction.v",
"Path" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/src/subtraction.v",
"Type" : "verilog"
}
],
@ -66,7 +66,7 @@
],
"LoopLimit" : 2000,
"ResultFile" : "//wsl.localhost/Debian/home/koray/code/verilog/gowin/bttn/impl/temp/rtl_parser.result",
"ResultFile" : "//wsl.localhost/Debian/home/akoray/code/verilog/gowin/bttn/impl/temp/rtl_parser.result",
"Top" : "",
"VerilogStd" : "verilog_2001",
"VhdlStd" : "vhdl_93"