kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

selector

Browse Source
This commit is contained in:
k0rrluna
2025-01-03 05:09:20 +03:00
parent fc2c438ec8
commit 44a86fb2c0
3 changed files with 72 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
project0.2/aluboard.v Normal file
View File

@@ -0,0 +1,9 @@
module aluboard (
input [3:0] select,
input [7:0] Y,
input [3:0] A, B,
input [2:0] opCodeA,
output [7:0] sO
);
ALU alu0 ()