kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

subtraction & multiplier

Browse Source
This commit is contained in:
k0rrluna
2024-12-20 21:28:15 +03:00
parent 8d4ec38521
commit 4363a50662
299 changed files with 6627 additions and 55786 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
project0.2/halfadder.v Normal file
View File

@@ -0,0 +1,9 @@
module halfadder (
input A, B,
output Sum, Carry
);
and a1 (Carry, A, B);
xor xo1 (Sum, A, B);
endmodule