kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

lab5

Browse Source
This commit is contained in:
k0rrluna
2025-01-26 06:05:52 +03:00
parent 7605bbf473
commit 1b0958962c
9 changed files with 881 additions and 167 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
iverilog/tobb/lab5/ayarliSayacTB.v
View File

@ -5,7 +5,7 @@ module ayarliSayacTB();
reg sayma_yonu;
wire [5:0] sayac;
ayarliSayac uut (
sayac uut (
.clk(clk),
.rst(rst),
.en(en),
@ -21,9 +21,10 @@ end
initial begin
$dumpfile("ayarliSayac.vcd");
$dumpvars;
clk = 0; rst = 0; en = 1; sayma_miktari = 3'b110; sayma_yonu = 1'b1; #16;
clk = 1; rst = 0; en = 0; sayma_miktari = 3'b010; sayma_yonu = 1'b1; #8;
clk = 1; rst = 0; en = 1; sayma_miktari = 3'b011; sayma_yonu = 1'b1; #8;
clk = 1; rst = 0; en = 1; sayma_miktari = 3'b111; sayma_yonu = 1'b1; #32;
clk = 1; rst = 0; en = 1; sayma_miktari = 3'b111; sayma_yonu = 1'b1; #8;
clk = 1; rst = 0; en = 1; sayma_miktari = 3'b111; sayma_yonu = 1'b1; #64;
clk = 1; rst = 0; en = 1; sayma_miktari = 3'b111; sayma_yonu = 1'b1; #16;
clk = 1; rst = 1; en = 1; sayma_miktari = 3'b010; sayma_yonu = 1'b1; #8;
$finish;
end