kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rearrangement

Browse Source
This commit is contained in:
k0rrluna
2024-12-01 02:01:08 +03:00
parent 7466f916d3
commit 0237c7bcb2
277 changed files with 56884 additions and 56884 deletions
Download Patch File Download Diff File Expand all files Collapse all files

52
tests/obj_dir/Vtest2___024root__Slow.cpp
View File

@ -1,26 +1,26 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtest2.h for the primary calling header
#include "verilated.h"
#include "Vtest2__Syms.h"
#include "Vtest2___024root.h"
void Vtest2___024root___ctor_var_reset(Vtest2___024root* vlSelf);
Vtest2___024root::Vtest2___024root(Vtest2__Syms* symsp, const char* v__name)
: VerilatedModule{v__name}
, __VdlySched{*symsp->_vm_contextp__}
, vlSymsp{symsp}
{
// Reset structure values
Vtest2___024root___ctor_var_reset(this);
}
void Vtest2___024root::__Vconfigure(bool first) {
if (false && first) {} // Prevent unused
}
Vtest2___024root::~Vtest2___024root() {
}
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtest2.h for the primary calling header
#include "verilated.h"
#include "Vtest2__Syms.h"
#include "Vtest2___024root.h"
void Vtest2___024root___ctor_var_reset(Vtest2___024root* vlSelf);
Vtest2___024root::Vtest2___024root(Vtest2__Syms* symsp, const char* v__name)
: VerilatedModule{v__name}
, __VdlySched{*symsp->_vm_contextp__}
, vlSymsp{symsp}
{
// Reset structure values
Vtest2___024root___ctor_var_reset(this);
}
void Vtest2___024root::__Vconfigure(bool first) {
if (false && first) {} // Prevent unused
}
Vtest2___024root::~Vtest2___024root() {
}