kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rearrangement

Browse Source
This commit is contained in:
k0rrluna
2024-12-01 02:01:08 +03:00
parent 7466f916d3
commit 0237c7bcb2
277 changed files with 56884 additions and 56884 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
iverilog/tobb/labs/lab3_solution/ha.v Normal file
View File

@ -0,0 +1,9 @@
module ha(
input X, Y,
output S, C
);
xor(S, X, Y);
and(C, X, Y);
endmodule