Files
LF-Build-RISCV/chapter2/invGate.vcd
2025-08-18 07:18:32 +03:00

31 lines
364 B
Plaintext

$date
Sun Aug 17 06:21:41 2025
$end
$version
Icarus Verilog
$end
$timescale
1s
$end
$scope module invGateTB $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1"
0!
$end
#10
1!
0"
#20